




Aufbau mit D-FlipFlops:



Aufbau eines 8-bit Schieberegisters mit D-FF; Aufbau eines 8-bit Speichers (Latch) mit D-FF; Beschriftung der Signalleitungen anhand 74HC595.





Schaltplan:

SYMBOL	PIN	DESCRIPTION
Q ₀ to Q ₇	15, 1 to 7	parallel data output
GND	8	ground (0 V)
Q ₇ '	9	serial data output
MR	10	master reset (active LOW)
SH _{CP}	11	shift register clock input
ST _{CP}	12	storage register clock input
OE	13	output enable (active LOW)
D _S	14	serial data input
V _{CC}	16	positive supply voltage



Software: z.B.: <https://www.youtube.com/watch?v=hUZCrba93pU>

www.makerblog.at