

105-2 CA with Embedded DSD Homework 1 Report

B03901156 電機三 黃于瑄

1. 8-bit arithmetic logic unit(ALU)




Figure 1


The implementation of alu_rtl_tb2.v and alu_tb2.v :

參考 Lab2 中 Lab2_test_alu.v 的寫法，對於每個operation皆考慮x及y所有可能的組合情形，並在console上印出test通過或失敗的訊息；以Addition的test pattern 為例:


```
// test for Add
#(`CYCLE);
ctrl = 4'b0000;
for(i=0;i<256;i=i+1) //x's all situations
begin
    for(j=0;j<256;j=j+1) //y's all situations
    begin
        x=i[7:0];y=j[7:0];
        #20 true_out=x+y; tmp =(x[7],x)+{y[7],y}; true_carry=tmp[8];
        if(out != true_out[7:0]) //check if "out" is the same as the ture output
        begin
            $display(" %b + %b should be %b. But your output is %b",x,y,true_out,out);
        end
        else $display( "ADD ----- PASS" );
        if(carry != true_carry) //check if "carry" bit is the same as the ture carry
        $display(" %b + %b's carry should be %b. But your output is %b",x,y,true_carry,carry);
        end
        else $display( "ADD_carry ----- PASS" );
    end
end
end
```

而每個operation所得波形圖如下所示: (case ctrl)


a. (ctrl == 4'b0000) \rightarrow out = x + y ;




b. (ctrl == 4'b0001) \rightarrow out = x - y ;




c. (ctrl == 4'b0010) → out = x & y ;




e. (ctrl == 4'b0011) → out = x | y ;




f. (ctrl == 4'b0100) → out = ~ x ;




g. (ctrl == 4'b0101) → out = x ^ y ;




h. (ctrl == 4'b0110) → out = ~x & ~y ;




i. (ctrl == 4'b0111) → out = y << x[2:0] ;




j. (ctrl == 4'b1000) → out = y >> x[2:0] ;




k. $(ctrl == 4'b1001) \rightarrow out = \{x[7], x[7:1]\}$;




1. (ctrl == 4'b1010) \rightarrow out = {x[6:0], x[7]} ;




m. (ctrl == 4'b1011) \rightarrow out = {x[0], x[7:1]} ;



n. $(ctrl == 4'b1100) \rightarrow out = (x == y) ? 1 : 0 ;$



o. (ctrl == 4'b1101 or 4'b1110 or 4'b1111) → out = 0 ;



2. 8x8 Register File

關於 $\$r0 = \text{constant zero}$:




Figure 2

```
//==== sequential circuit ==== register file
reg [7:0] registers[7:0];

always@(posedge Clk) begin
    if(WEN)
        registers[RW] <= busW;
end

always@(RX or registers[RX])begin
    if(RX == 0) busX <= 0;
    else busX <= registers[RX];
end

always@(RY or registers[RY])begin
    if(RY == 0) busY <= 0;
    else busY <= registers[RY];
end
```

3. Simple Calculator




Figure 3

Design:

```

1  module simple_calculator(
2      Clk,
3      WEN,
4      RW,
5      RX,
6      RY,
7      DataIn,
8      Sel,
9      Ctrl,
10     busY,
11     Carry
12 );
13
14     input      Clk;
15     input      WEN;
16     input [2:0] RW, RX, RY;
17     input [7:0] DataIn;
18     input      Sel;
19     input [3:0] Ctrl;
20     output [7:0] busY;
21     output      Carry;
22
23     //==== reg/wire definition ====
24     reg signed [7:0] x;
25     reg [7:0] busY, busX;
26     reg Carry;
27     reg signed [7:0] busW;
28     reg [8:0] tmp;
29     reg [7:0] neg;
30
31     // submodule instantiation ---multiplexer
32     always@(DataIn or busX or Sel) begin
33         case(Sel)
34             1'b0: x = DataIn;
35             1'b1: x = busX;
36         endcase
37     end
38 end

```

```

39
40 // combinational part --- ALU ---> Input: Ctrl, x, busY
41 always@(Ctrl,x,busY)
42 begin
43     case(Ctrl)
44         4'b0000: begin
45             tmp = {x[7],x}+{busY[7],busY};
46             Carry = tmp[8];
47             busW = x+busY;
48         end
49         4'b0001: begin
50             neg = ~busY + 00000001;
51             tmp = {x[7],x}+{neg[7],neg};
52             Carry = tmp[8];
53             busW = x-busY;
54         end
55         4'b0010: busW = x & busY;
56         4'b0011: busW = x | busY;
57         4'b0100: busW = ~x;
58         4'b0101: busW = x ^ busY;
59         4'b0110: busW = ~x & ~busY;
60         4'b0111: busW = busY << x[2:0];
61         4'b1000: busW = busY >> x[2:0];
62         4'b1001: busW = {x[7],x[7:1]};
63         4'b1010: busW = {x[6:0] , x[7]};
64         4'b1011: busW = {x[0] , x[7:1]};
65         4'b1100: busW = (x==busY)?1:0;
66         4'b1101: busW = 0;
67         4'b1110: busW = 0;
68         4'b1111: busW = 0;
69     endcase
70 end

```

```

71
72 //==== sequential circuit ==== register file
73 reg [7:0] registers[7:0];
74
75 always@(posedge Clk) begin
76     if(WEN)
77         registers[RW] <= busW;
78     end
79
80 always@(RX or registers[RX])begin
81     if(RX == 0) busX <= 0;
82     else busX <= registers[RX];
83 end
84
85 always@(RY or registers[RY])begin
86     if(RY == 0) busY <= 0;
87     else busY <= registers[RY];
88 end
89
90 endmodule
91

```

波形圖:

