

15-213 Memory System Performance March 21, 2000

Topics

- · Impact of cache parameters
- Impact of memory reference patterns
 - memory mountain range
- matrix multiply

class19.ppt





Cache Performance Metrics

Miss Rate

- fraction of memory references not found in cache (misses/references)
- · Typical numbers:

3-10% for L1

can be quite small (e.g., < 1%) for L2, depending on size, etc.

Hit Time

- time to deliver a line in the cache to the processor (includes time to determine whether the line is in the cache)
- · Typical numbers:

1 clock cycle for L1

3-8 clock cycles for L2

Miss Penalty

- · additional time required because of a miss
 - Typically 25-100 cycles for main memory

class19.ppt

CS 213 S'00

Impact of Cache and Line Size

Cache Size

- impact on miss rate:
 - larger is better
- · impact on hit time:
 - smaller is faster

Line Size

- · impact on miss rate:
 - big lines can help exploit spatial locality (if it exists)
 - however, for a given cache size, bigger lines means that there are fewer of them (which can hurt the miss rate)
- · impact on miss penalty:
 - given a fixed amount of bandwidth, larger lines means longer transfer times (and hence larger miss penalties)

class19.ppt

- 5 -

CS 213 S'00

Impact of Associativity

· Direct mapped, set associative, or fully associative?

Total Cache Size (tags+data):

- Higher associativity requires more tag bits, LRU state machine bits
- · Additional read/write logic, multiplexers (MUXs)

Miss Rate:

· Higher associativity (generally) decreases miss rate

Hit Time:

- · Higher associativity increases hit time
- direct mapped is the fastest

Miss Penalty:

- · Higher associativity may require additional delays to select victim
 - in practice, this decision is often overlapped with other parts of the miss

class19.ppt

CS 213 S'00

Impact of Write Strategy

· Write through or write back?

Advantages of Write Through:

- · Read misses are cheaper.
 - Why?
- · Simpler to implement.
 - uses a write buffer to pipeline writes

Advantages of Write Back:

- · Reduced traffic to memory
 - especially if bus used to connect multiple processors or I/O devices
- · Individual writes performed at the processor rate

class19.ppt

- 7

CS 213 S'00

Qualitative Cache Performance Model

Compulsory (aka "Cold") Misses:

- first access to a memory line (which is not in the cache already)
 - since lines are only brought into the cache on demand, this is quaranteed to be a cache miss
- · changing the cache size or configuration does not help

Capacity Misses:

- active portion of memory exceeds the cache size
- the only thing that really helps is increasing the cache size


Conflict Misses:


- active portion of address space fits in cache, but too many lines map to the same cache entry
- increased associativity and better replacement policies can potentially help


-8-


class19.ppt


CS 213 S'00












































Memory Layout

0x80000 a[0][0]

0x807F8 a[0][255] a[1][0]

0x80FF8 a[1][255]

0xFFFF8 a[255][255]

CS 213 S'00

a[0][1] 0x80010 a[0][2]

a[0][3]

a[1][1] 0x80810 a[1][2]

a[1][3]

0x80008

0x80018

0x80808

0x80818

