The C++ scientist

Scientific computing, numerical methods and optimization in C++

• RSS

Search	
Navigate ∨	

- Blog
- Archives
- About

Performance Considerations About SIMD Wrappers

Nov 20th, 2014

When I posted a link to this blog on <u>reddit</u>, I had comments from people who were skeptical of the <u>SIMD Wrappers</u> performances. They raised many possible performance hits in the implementation:

- Arguments passed by const references instead of values, introducing a useless indirection and preventing the compiler from keeping the variable into registers
- Indirection due to the wrapping of mXXX types into objects
- Operator overloads preventing the compiler from proper instruction reordering during optimization

I've always thought the compiler was smart enough to handle registers and optimizations, whatever the type of the functions arguments (const references or values); and I don't understand why operators overloads shouldn't be considered as classical functions by the compiler. But well, maybe I am too optimistic about the capabilities of the compiler? I was suggested a solution based on pure functions that should be simpler and faster, but I was not given any evidence. Let's take a closer look at both implementations and the assembly code they generate so we can determine whether or not the wrappers introduce performance hits.

Before we go further, here are some technical details: the compiler used in this article is gcc 4.7.3, results may be different with another compiler (and I am interested in seeing these results). The SIMD wrappers used are those of the article series mentioned above, and the implementation based on stateless pure functions looks like:

simd function.hpp

```
1
2
3
4
5
   typedef m128 vector4f2;
   inline vector4f2 add(vector4f2 lhs, vector4f2 rhs)
        return _mm_add_ps(lhs,rhs);
<u>6</u>
7
   }
<u>8</u>
9
   inline vector4f mul(vector4f2 lhs, vector4f2 rhs)
10
11
12
13
14
15
        return _mm_mul_ps(lhs,rhs);
   inline vector4f2 load a(const float* src)
        return _mm_load_ps(src);
<u>16</u>
<u>17</u>
   inline vector4f2 store a(float* dst, vector4f2 src)
<u>20</u> {
        _mm_store_ps(dst,src);
```

1. Pure function vs SIMD wrappers

Let's see the assembly code generated by the following functions:

The generated assembly code is:

simd test.asm

```
<u>123456789</u>
  // test sse a
            c5 f8 28 06
                                        vmovaps (%rsi),%xmm0
      4:
            48 89 f8
                                                %rdi,%rax
      7:
            c5 f8 58 02
                                        vaddps (%rdx),%xmm0,%xmm0
     b:
            c5 f8 29 07
                                        vmovaps %xmm0,(%rdi)
     f:
            с3
                                        retq
  // test sse a2
      0:
            c5 f8 58 c1
                                        vaddps %xmm1,%xmm0,%xmm0
      4:
            с3
      5:
            66 66 2e 0f 1f 84 00
                                        data32 nopw %cs:0x0(%rax,%rax,1)
<u>11</u>
      c:
            00 00 00 00
```

If you're not familiar with assembler, vaddps is the assembly for _mm_add_ps (strictly speaking for _m256_add_ps, but this doesn't make a big difference), vmovaps is a transfer instruction from memory to SIMD register (load) or from SIM register to memory (store) depending on its arguments, and %xmmX are the SIMD registers. Do not worry about the last line of the test_sse_a2 function, this is a "do-nothing" operation, used for padding, and does not concern us here.

So what can we tell at first sight? Well, it seems SIMD wrappers introduce an overhead, using transfer instructions, while the implementation based on stateless functions directly uses register. Now the question is why. Is this due to constant reference

2. Constant reference argument vs value argument

If we change the code of the SIMD wrappers operator overloads to take their arguments by value rather than by constant reference, the generated assembly code doesn't change:

simd sse.hpp inline vector4f operator+(vector4f lhs, vector4f rhs) return _mm_add_ps(lhs,rhs); 4 } 5 // test_sse_a asm: vmovaps (%rsi),%xmm0 0: c5 f8 28 06 8 4: 48 89 f8 mov %rdi,%rax 9 c5 f8 58 02 7: vaddps (%rdx),%xmm0,%xmm0 c5 f8 29 07 vmovaps %xmm0,(%rdi) b: <u>11</u> f: с3

Moreover, if we change the functional implementation so it takes arguments by constant reference instead of value, the generated assembly code for test sse a2 is exactly the same as in the previous section:

As I supposed, the compiler (at least gcc) is smart enough to optimize and keep in register arguments passed by constant reference (if they fit into registers of course). So it seems the overhead comes from the indirection of the wrapping, but this is really hard to believe.

3. And the culprit is ...

To confirm this hypothesis, let's simplify the code of the wrapper so we only test the indirection. Inheritance from the **simd_vector** base class is removed:

```
simd sse.hpp
  class vector4f
  {
<u>3</u>
   public:
5
6
7
8
9
10
        inline vector4f2() {}
        inline vector4f2(__m128 rhs) : m_value(rhs) {}
        inline vector4f2& operator=( m128 rhs)
            {
                 m_value = rhs;
11
                 return *this;
12
            }
<u>13</u>
        inline operator __m128() const { return m_value; }
```

```
16 private:
17
18    __m128 m_value;
19 };
20
21 inline vector4f2 operator+(vector4f2 lhs, vector4f2 rhs) { return _mm_add_ps(lhs,rhs); }
```

Now if we dump the assembly code of the test sse add function we defined in the beginning, here is what we get:

That's exactly the same code as the one generated by pure stateless functions. So the indirection of the wrapper doesn't introduce any overhead. Since the only change we've made from the previous wrapper is to remove the CRTP layer, we have the culprit for the overhead we noticed in the beginning: the CRTP layer.

I first thought of a Empty Base Optimization problem, but printing the size of both implementations of the wrapper proved me wrong: in both case, the size of the wrapper is 16, so it fits in the XMM registers. So I must admit, I still have no explanation for this problem.

In the next section, I will consider the wrapper implementation that doesn't use CRTP. Now that we've fixed this issue, let's see if operators overload prevents the compiler from proper instructions reordering during optimization.

4. Operators overload

For this test, I used the following functions:

```
simd_test2.cpp

vector4f2 test_sse_b2(vector4f2 a, vector4f2 b, vector4f2 c, vector4f2 d)

return add(mul(a,b),mul(c,d));

vector4f2 test_sse_c2(vector4f2 a, vector4f2 b, vector4f2 c, vector4f2 d)

return add(add(mul(a,b),div(c,d)),sub(div(c,b),mul(a,d)));

return add(add(mul(a,b),div(c,d)),sub(div(c,b),mul(a,d)));

vector4f2 test_sse_d2(vector4f2 a, vector4f2 b, vector4f2 c, vector4f2 d)

return mul(test_sse_c2(a,b,c,d),test_sse_b2(a,b,c,d));

return mul(test_sse_c2(a,b,c,d),test_sse_b2(a,b,c,d));
```

And the equivalent functions for wrappers:

```
simd_test.cpp

1  vector4f test_sse_b(vector4f a, vector4f b, vector4f c, vector4f d)
2  {
3     return a*b + c*d;
4  }
5     vector4f test_sse_c(vector4f a, vector4f b, vector4f c, vector4f d)
7  {
8     return (a*b + c/d) + (c/b - a*d);
9  }
```

```
10
11 vector4f test_sse_d(vector4f a, vector4f b, vector4f c, vector4f d)
12 {
13     return test_sse_c(a,b,c,d) * test_sse_b(a,b,c,d);
14 }
15
```

Here the parenthesis in **test_sse_c** ensure the compiler generates the same syntactic tree for both implementations; indeed, if we omitted the brackets, the code would have been almost equivalent to:

```
simd_test2_bis.cpp

1// same code for test_sse_b2 and test_sse_d2
3// vector4f2 test_sse_c2(vector4f2 a, vector4f2 b, vector4f2 c, vector4f2 d)
5// return sub(add(div(c,b),add(mul(a,b),div(c,d))),mul(a,d));
7// return sub(add(div(c,b),add(mul(a,b),div(c,d))),mul(a,d));
```

Here is the generated assembly code with explanations in comments:

```
simd test.asm
```

```
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 8 9 20 21 22 23 24 25 26 27
   // test_sse_d
     40:
            c5 f8 59 e1
                                       vmulps %xmm1,%xmm0,%xmm4 // a*b in xmm4
                                       vdivps %xmm1,%xmm2,%xmm1 // c/b in xmm1
     44:
            c5 e8 5e c9
     48:
                                       vmulps %xmm3,%xmm0,%xmm0 // a*d in xmm0
            c5 f8 59 c3
     4c:
            c5 e8 59 eb
                                       vmulps %xmm3,%xmm2,%xmm5 // c*d in xmm5
                                       vaddps %xmm5,%xmm4,%xmm5 // a*b + c*d in xmm5
     50:
            c5 d8 58 ed
     54:
            c5 f0 5c c8
                                       vsubps %xmm0,%xmm1,%xmm1 // c/b - a*d in xmm1
     58:
            c5 e8 5e c3
                                       vdivps %xmm3,%xmm2,%xmm0 // c/d in xmm0
     5c:
            c5 d8 58 c0
                                       vaddps %xmm0,%xmm4,%xmm0 // a*b + c/d in xmm0
     60:
            c5 f8 58 c1
                                       vaddps %xmm1, %xmm0, %xmm0 // a*b + c/d + c/b - a*d in xmm0
     64:
            c5 f8 59 c5
                                       vmulps %xmm5,%xmm0,%xmm0 // (a*b + c*d) * xmm0 in xmm0
     68:
            с3
                                       retq
     69:
            0f 1f 80 00 00 00 00
                                       nopl
                                               0x0(%rax)
   // test_sse_d2
            c5 f8 59 e1
     40:
                                       vmulps %xmm1,%xmm0,%xmm4
     44:
            c5 e8 5e c9
                                       vdivps %xmm1,%xmm2,%xmm1
     48:
            c5 f8 59 c3
                                       vmulps %xmm3,%xmm0,%xmm0
                                       vmulps %xmm3,%xmm2,%xmm5
     4c:
            c5 e8 59 eb
     50:
            c5 d8 58 ed
                                       vaddps %xmm5,%xmm4,%xmm5
     54:
            c5 f0 5c c8
                                       vsubps %xmm0,%xmm1,%xmm1
     58:
            c5 e8 5e c3
                                       vdivps %xmm3,%xmm2,%xmm0
     5c:
            c5 d8 58 c0
                                       vaddps %xmm0,%xmm4,%xmm0
     60:
            c5 f8 58 c1
                                       vaddps %xmm1,%xmm0,%xmm0
     64:
            c5 f8 59 c5
                                       vmulps %xmm5,%xmm0,%xmm0
     68:
            c3
                                       retq
            0f 1f 80 00 00 00 00
                                               0x0(%rax)
     69:
                                       nopl
```

The generated assembly codes for **test_sse_d** and **test_sse_d2** are exactly the sames. Operators overloads and equivalent stateless functions generally produces the same assembly code provided that the syntax tree is the same in both implementations. Indeed, the evaluation order of operators arguments and functions arguments may differ, making it impossible to have the same syntax tree in both implementations when using non-commutative operators.

Now what if we mix computation instructions with loop, load and store? Consider the following piece of code:

simd test.cpp

```
void test_sse_e(const std::vector<float>& a,
const std::vector<float>& b,
const std::vector<float>& c,
const std::vector<float>& d,
std::vector<float>& e)
```

```
6
  {
7
       // typedef vector4f2 for test_sse_e2 implementation
8
       typedef vector4f vec_type;
<u>9</u>
       size_t bound = a.size()/4;
<u>10</u>
       for(size_t i = 0; i < bound; i += 4)
11
12
13
            vec_type av = load_a2(&a[i]);
            vec_type bv = load_a2(&b[i]);
<u>14</u>
            vec_type cv = load_a2(&c[i]);
15
16
17
18
            vec_type dv = load_a2(&d[i]);
       // vec type ev = test sse d2(av,bv,cv,dv); for test sse e2 implementation
            vec_type ev = test_sse_d(av,bv,cv,dv);
19
            store_a(&e[i],ev);
20
       }
<u>21</u> }
22
```

Again, the generated assembly code is the same for both implementations:

simd test.asm

```
// test_sse_e:
     70:
             4c 8b 0f
                                          mov
                                                  (%rdi),%r9
<u>3</u>
             48 8b 7f 08
     73:
                                          mov
                                                  0x8(%rdi),%rdi
     77:
             4c 29 cf
                                          sub
                                                  %r9,%rdi
<u>4</u> <u>5</u> <u>6</u> <u>7</u> <u>8</u>
             48 c1 ff 02
     7a:
                                          sar
                                                  $0x2,%rdi
             48 c1 ef 02
     7e:
                                          shr
                                                  $0x2,%rdi
             48 85 ff
     82:
                                                  %rdi,%rdi
                                          test
     85:
             74 5d
                                                  e4 <_ZN4simd11test_sse_eERKSt6vectorIfSaIfEES4_S4_S4_RS2_+0x74>
                                          je
9
10
11
             4c 8b 16
     87:
                                          mov
                                                  (%rsi),%r10
     8a:
             31 c0
                                                  %eax,%eax
                                          xor
             48 8b 32
     8c:
                                          mov
                                                  (%rdx),%rsi
12
13
     8f:
             48 8b 09
                                          mov
                                                  (%rcx),%rcx
             49 8b 10
     92:
                                                  (%r8),%rdx
                                          mov
<u>14</u>
     95:
             0f 1f 00
                                          nopl
                                                  (%rax)
15
16
17
     98:
             c5 f8 28 0c 86
                                          vmovaps (%rsi,%rax,4),%xmm1
     9d:
             c5 f8 28 04 81
                                          vmovaps (%rcx,%rax,4),%xmm0
                                          vmovaps (%r9,%rax,4),%xmm4
     a2:
             c4 c1 78 28 24 81
<u>18</u>
             c4 c1 78 28 1c 82
                                          vmovaps (%r10,%rax,4),%xmm3
     a8:
20
21
22
23
24
25
26
27
28
29
                                          vmulps %xmm0,%xmm1,%xmm5
             c5 f0 59 e8
     ae:
     b2:
             c5 d8 59 d3
                                          vmulps %xmm3,%xmm4,%xmm2
             c5 d8 59 e0
                                          vmulps %xmm0,%xmm4,%xmm4
     b6:
     ba:
             c5 f0 5e db
                                          vdivps %xmm3,%xmm1,%xmm3
     be:
             c5 e8 58 ed
                                          vaddps %xmm5,%xmm2,%xmm5
             c5 f0 5e c0
                                          vdivps %xmm0,%xmm1,%xmm0
     c2:
                                         vsubps %xmm4,%xmm3,%xmm3
     c6:
             c5 e0 5c dc
     ca:
             c5 e8 58 d0
                                         vaddps %xmm0,%xmm2,%xmm2
                                          vaddps %xmm3,%xmm2,%xmm2
     ce:
             c5 e8 58 d3
     d2:
             c5 e8 59 d5
                                          vmulps %xmm5,%xmm2,%xmm2
     d6:
             c5 f8 29 14 82
                                          vmovaps %xmm2,(%rdx,%rax,4)
30
                                          add
     db:
             48 83 c0 04
                                                  $0x4,%rax
31
             48 39 c7
     df:
                                          cmp
                                                  %rax,%rdi
<u>32</u>
     e2:
             77 b4
                                                  98 <_ZN4simd11test_sse_eERKSt6vectorIfSaIfEES4_S4_S4_RS2_+0x28>
                                          jа
<u>33</u>
     e4:
             f3 c3
                                          repz retq
<u>34</u>
35 // test_sse_e2
     70:
             4c 8b 0f
                                          mov
                                                  (%rdi),%r9
<u>37</u>
             48 8b 7f 08
     73:
                                                  0x8(%rdi),%rdi
                                          mov
<u>38</u>
             4c 29 cf
     77:
                                          sub
                                                  %r9,%rdi
39
                                                  $0x2,%rdi
     7a:
             48 c1 ff 02
                                          sar
<u>40</u>
     7e:
             48 c1 ef 02
                                          shr
                                                  $0x2,%rdi
<u>41</u>
     82:
             48 85 ff
                                                  %rdi,%rdi
                                          test
     85:
             74 5d
                                                  e4 <_ZN4simd11test_sse_e2ERKSt6vectorIfSaIfEES4_S4_S4_RS2_+0x74>
                                          jе
<u>43</u>
     87:
             4c 8b 16
                                          mov
                                                  (%rsi),%r10
<u>44</u>
             31 c0
                                                  %eax,%eax
     8a:
                                          xor
<u>45</u>
             48 8b 32
                                                  (%rdx),%rsi
     8c:
                                          mov
<u>46</u>
     8f:
             48 8b 09
                                          mov
                                                  (%rcx),%rcx
<u>47</u>
     92:
             49 8b 10
                                                  (%r8),%rdx
                                          mov
<u>48</u>
     95:
             0f 1f 00
                                          nopl
                                                  (%rax)
     98:
             c5 f8 28 0c 86
                                          vmovaps (%rsi,%rax,4),%xmm1
```

```
9d:
            c5 f8 28 04 81
                                        vmovaps (%rcx,%rax,4),%xmm0
<u>51</u>
     a2:
            c4 c1 78 28 24 81
                                        vmovaps (%r9,%rax,4),%xmm4
    a8:
            c4 c1 78 28 1c 82
                                        vmovaps (%r10,%rax,4),%xmm3
<u>53</u>
            c5 f0 59 e8
                                        vmulps %xmm0,%xmm1,%xmm5
    ae:
<u>54</u>
55
    b2:
            c5 d8 59 d3
                                        vmulps %xmm3,%xmm4,%xmm2
                                        vmulps %xmm0,%xmm4,%xmm4
    b6:
            c5 d8 59 e0
    ba:
            c5 f0 5e db
                                        vdivps %xmm3,%xmm1,%xmm3
<u>57</u>
    be:
            c5 e8 58 ed
                                        vaddps %xmm5,%xmm2,%xmm5
<u>58</u>
            c5 f0 5e c0
    c2:
                                        vdivps %xmm0,%xmm1,%xmm0
<u>59</u>
            c5 e0 5c dc
                                        vsubps %xmm4,%xmm3,%xmm3
    c6:
<u>60</u>
            c5 e8 58 d0
                                        vaddps %xmm0,%xmm2,%xmm2
    ca:
<u>61</u>
    ce:
            c5 e8 58 d3
                                        vaddps %xmm3,%xmm2,%xmm2
62
    d2:
            c5 e8 59 d5
                                        vmulps %xmm5,%xmm2,%xmm2
    d6:
            c5 f8 29 14 82
                                        vmovaps %xmm2,(%rdx,%rax,4)
64
    db:
            48 83 c0 04
                                        add
                                                $0x4,%rax
<u>65</u>
    df:
            48 39 c7
                                        cmp
                                                %rax,%rdi
                                        ja
<u>66</u>
    e2:
            77 b4
                                                98 <_ZN4simd11test_sse_e2ERKSt6vectorIfSaIfEES4_S4_S4_RS2_+0x28>
67
    e4:
            f3 c3
                                        repz reta
68
```

To conclude, operators overloads don't prevent the compiler to reorder instructions during optimization, and thus they don't introduce any performance issue. Since they allow you to write code more readable and easier to maintain, it would be a shame not to use them.

5. Refactoring the wrappers without CRTP

Before we consider refactoring the wrappers, let's see the overhead of the CRTP layer in a more realistic code. Using the **test_sse_d** and **test_sse_e** functions of the previous section with the first version of the wrappers (the one with CRTP), here is the result of objdump:

```
test_sse.asm
  // test_sse_d
            c4 c1 78 28 00
                                       vmovaps (%r8),%xmm0
3
     75:
            48 89 f8
                                               %rdi,%rax
4
     78:
            c5 f8 28 09
                                        vmovaps (%rcx), %xmm1
<u>5</u>
<u>6</u>
<u>7</u>
     7c:
            c5 f8 28 1a
                                        vmovaps (%rdx), %xmm3
     80:
            c5 f8 28 26
                                       vmovaps (%rsi),%xmm4
     84:
           c5 f0 59 e8
                                        vmulps %xmm0,%xmm1,%xmm5
8
9
10
           c5 d8 59 d3
     88:
                                        vmulps %xmm3,%xmm4,%xmm2
           c5 d8 59 e0
                                        vmulps %xmm0,%xmm4,%xmm4
     8c:
     90:
           c5 f0 5e c0
                                        vdivps %xmm0,%xmm1,%xmm0
11
12
     94:
            c5 e8 58 ed
                                        vaddps %xmm5,%xmm2,%xmm5
            c5 f0 5e db
     98:
                                        vdivps %xmm3,%xmm1,%xmm3
<u>13</u>
                                        vaddps %xmm0,%xmm2,%xmm2
     9c:
            c5 e8 58 d0
14
15
16
     a0:
            c5 e8 58 d3
                                        vaddps %xmm3,%xmm2,%xmm2
     a4:
            c5 e8 5c e4
                                        vsubps %xmm4,%xmm2,%xmm4
     a8:
            c5 d8 59 e5
                                        vmulps %xmm5,%xmm4,%xmm4
<u>17</u>
     ac:
            c5 f8 29 27
                                        vmovaps %xmm4,(%rdi)
18
     h0:
            с3
19
20
21
22
                                        data32 data32 data32 data32 data32 nopw %cs:0x0(%rax,%rax,1)
     b1:
            66 66 66 66 66 2e
     h8:
            0f 1f 84 00 00 00 00
     bf:
23
24
25
   // test_sse_e
    c0:
                                                (%rdi),%r9
            4c 8b 0f
                                        mov
            48 8b 7f 08
                                                0x8(%rdi),%rdi
     c3:
                                        mov
26
27
28
     c7:
            4c 29 cf
                                               %r9,%rdi
                                        sub
            48 c1 ff 02
     ca:
                                        sar
                                                $0x2,%rdi
     ce:
            48 c1 ef 02
                                        shr
                                                $0x2,%rdi
29
30
31
32
33
34
     d2:
            48 85 ff
                                        test
                                               %rdi,%rdi
            74 5d
                                               134 <_ZN4simd10test_sse_eERKSt6vectorIfSaIfEES4_S4_S4_RS2_+0x74>
     d5:
                                        je
     d7:
            4c 8b 16
                                                (%rsi),%r10
                                        mov
     da:
            31 c0
                                               %eax,%eax
                                        xor
            48 8b 32
                                                (%rdx),%rsi
     dc:
                                        mov
     df:
            48 8b 09
                                        mov
                                                (%rcx),%rcx
            49 8b 10
     e2:
                                        mov
                                                (%r8),%rdx
            0f 1f 00
     e5:
                                        nopl
                                                (%rax)
```

```
e8:
           c5 f8 28 0c 86
                                      vmovaps (%rsi,%rax,4),%xmm1
    ed:
           c5 f8 28 04 81
                                      vmovaps (%rcx,%rax,4),%xmm0
           c4 c1 78 28 24 81
    f2:
                                      vmovaps (%r9,%rax,4),%xmm4
<u>40</u>
    f8:
           c4 c1 78 28 1c 82
                                      vmovaps (%r10,%rax,4),%xmm3
<u>41</u>
    fe:
           c5 f0 59 e8
                                      vmulps %xmm0,%xmm1,%xmm5
42
  102:
           c5 d8 59 d3
                                      vmulps %xmm3,%xmm4,%xmm2
<u>43</u>
   106:
           c5 d8 59 e0
                                      vmulps %xmm0,%xmm4,%xmm4
           c5 f0 5e c0
<u>44</u> 10a:
                                      vdivps %xmm0,%xmm1,%xmm0
<u>45</u> 10e:
           c5 e8 58 ed
                                      vaddps %xmm5,%xmm2,%xmm5
<u>46</u> 112:
           c5 f0 5e db
                                      vdivps %xmm3,%xmm1,%xmm3
47 116: c5 e8 58 d0
                                      vaddps %xmm0,%xmm2,%xmm2
48 11a: c5 e8 58 d3
                                      vaddps %xmm3,%xmm2,%xmm2
49 11e: c5 e8 5c e4
                                      vsubps %xmm4,%xmm2,%xmm4
                                  vmulps %xmm5,%xmm4,%xmm4
vmovaps %xmm4,(%rdx,%rax,4)
add $0x4,%rax
<u>50</u> 122: c5 d8 59 e5
<u>51</u> 126: c5 f8 29 24 82
           48 83 c0 04
<u>52</u> 12b:
<u>53</u> 12f:
           48 39 c7
                                      cmp
                                              %rax,%rdi
           77 b4
                                              e8 < ZN4simd10test sse eERKSt6vectorIfSaIfEES4 S4 S4 RS2 +0x28>
  132:
                                      ja
  134:
            f3 c3
                                       repz reta
<u>56</u>
```

In **test_sse_d**, we have six more instructions than in the previous version, these instructions are data transfer to the SIMD registers at the beginning of the function, and data transfer from the SIMD register at the end of the function. Now if we look at **test_sse_e**, we've got exactly the same code as in the previous section. The call to **test_sse_d** is inlined, and since the data transfer from and to SIMD registers is required by **load_a** and **store_a** functions, there is no need to keep the **movaps** instructions of **test_sse_d**. So if the functions working with wrappers are small enough to be inlined and if computation instructions are used between load and store functions, using the wrappers with CRTP should not introduce any overhead since the compiler will remove useless **movaps** instructions.

However, if you still want to refactor the wrappers but don't want to repeat the boilerplate implementation of operators overloads, the alternative is to use preprocessor macros:

```
simd sse.hpp
1
2
3
   #define DEFINE OPERATOR+=(RET TYPE, ARG TYPE)\
       inline RET_TYPE& operator+=(const ARG_TYPE& rhs)\
4
           *this = *this + rhs;\
<u>5</u>
           return *this;\
6
   // ... etc for other computed assignment operators
   #define DEFINE ASSIGNMENT OPERATORS(TYPE, SCALAR TYPE)\
       DEFINE_OPERATOR+=(TYPE, TYPE)\
       DEFINE_OPERATOR+=(TYPE,SCALAR_TYPE)\
11
12
13
       DEFINE_OPERATOR-=(TYPE, TYPE)\
       DEFINE OPERATOR-=(TYPE, SCALAR TYPE)\
```

This is much less elegant, but it comes with the guarantee that there won't be any performance issue.

Conclusion

Performance is not an intuitive domain; we have to check any assumption we make, because these assumptions can be legacy of time when compilers were inefficient or buggy, or a bias due to our misunderstanding of some mechanisms of the language. Here we've seen that neither operator overloads nor constant reference argument instead of value argument introduce any performance issue with GCC, but this might be different with another compiler.

Posted by Johan Mabille Nov 20th, 2014 SIMD, Vectorization

« Writing C++ Wrappers for SIMD Intrinsics (5) Aligned memory allocator »

Comments