## x86-64 Programming II

CSE 351 Autumn 2021

#### **Instructor:**

Justin Hsia

#### **Teaching Assistants:**

Allie Pfleger

Anirudh Kumar

Assaf Vayner

Atharva Deodhar

Celeste Zeng

Dominick Ta

Francesca Wang

Hamsa Shankar

Isabella Nguyen

Joy Dang

Julia Wang

Maggie Jiang

Monty Nitschke

**Morel Fotsing** 

Sanjana Chintalapati



http://xkcd.com/99/

#### **Relevant Course Information**

- Lab submissions that fail the autograder get a ZERO
  - No excuses make full use of tools & Gradescope's interface
  - Leeway on Lab 1a won't be given moving forward
- Lab 2 (x86-64) released today
  - Learn to trace x86-64 assembly and use GDB
- Midterm is in two weeks (take home, 11/3–11/5)
  - Open book; make notes and use <u>midterm reference sheet</u>
  - Individual, but discussion allowed via "Gilligan's Island Rule"
  - Mix of "traditional" and design/reflection questions
    - Form study groups and look at past exams!

#### **Extra Credit**

- All labs starting with Lab 2 have extra credit portions
  - These are meant to be fun extensions to the labs
- Extra credit points don't affect your lab grades
  - From the course policies: "they will be accumulated over the course and will be used to bump up borderline grades at the end of the quarter."
  - Make sure you finish the rest of the lab before attempting any extra credit

#### **Example of Basic Addressing Modes**

```
void swap(long* xp, long* yp)
{
  long t0 = *xp;
  long t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```


```
swap:
    movq (%rdi), %rax
    movq (%rsi), %rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    ret
```


Compiler Explorer:


https://godbolt.org/z/zc4Pcq

## Understanding swap()


```
void swap(long* xp, long* yp)
{
  long t0 = *xp;
  long t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```







# Understanding swap()



```
swap:
① movq (%rdi), %rax # t0 = *xp
② movq (%rsi), %rdx # t1 = *yp
③ movq %rdx, (%rdi) # *xp = t1
④ movq %rax, (%rsi) # *yp = t0
ret
```



## **Complete Memory Addressing Modes**

#### General:

```
ar[i] ( ) * (ar + i) -> Mem[ar + i * size of (data type)]
```

- D(Rb, Ri, S) Mem[Reg[Rb]+Reg[Ri]\*S+D]
  - Rb: Base register (any register)
  - Index register (any register except %rsp) • Ri:
  - data type widths Scale factor (1, 2, 4, 8) – why these numbers? • S:
  - Constant displacement value (a.k.a. immediate) • D:

#### Special cases (see CSPP Figure 3.3 on p.181)

- Mem[Reg[Rb]+Reg[Ri]+D]D(Rb,Ri) (S=1)
- Mem[Reg[Rb]+Reg[Ri]\*S] (D=0)(Rb, Ri, S)
- Mem[Reg[Rb]+Reg[Ri]] (Rb, Ri) (S=1, D=0)
- (,Ri,S) Mem[Reg[Ri]\*S] (Rb=0, D=0)C so reg name not interpreted as Rb

CSE351. Autumn 2021

# **Address Computation Examples**

default values.
S= <u>1</u>
D = O
Res[Rb] = 0
Reg[Ri] = 0

%rdx	0xf000
%rcx	0x0100

Expression	Address Computation	Address (8 bytes wide)
0x8(%rdx)	Restricted = Uxforo + 0x8	0×f008
(%rdx,%rcx)	Restro + Restri) 41	0×f100
(%rdx,%rcx,4)	*4	0×f400
0x80(,%rdx,2)	Restri]*2+0x80	0×1e080

$$0 \times 1000$$
 \( \frac{1}{2} = 0 \times 1 \) \( \frac{1}{2} = 0

### **Reading Review**

- Terminology:
  - Address Computation Instruction (lea)
  - Condition codes: Carry Flag (CF), Zero Flag (ZF), Sign Flag (SF), and Overflow Flag (OF)
  - Test (test) and compare (cmp) assembly instructions
  - Jump (j\*) and set (set\*) families of assembly instructions
- Questions from the Reading?

#### **Review Questions**

-no memory access, so must be lease  $5 \in \{1,2,4,8\}$ 

♦ Which of the following x86-64 instructions correctly calculates %rax=9\*%rdi?

```
A. leaq (,%rdi,%), %rax invalid syntax

B. movq (,%rdi,9), %rax invalid syntax

C. leaq (%rdi,%rdi,8), %rax %rax = 9*%rdi

D. movq (%rdi,%rdi,8), %rax %rax = Mem [9*%rdi]
```

\* If %rsi is 0x B0BACAFE 1EE7 F0 0D, what is its value after executing movswl %si, %esi?

\*\*ign extension of destination is 4 bytes

\*\*source is 2 bytes




### **Address Computation Instruction**

- "Mem" Rea \* leag src, dst
  - "lea" stands for load effective address
  - src is address expression (any of the formats we've seen) > calculates Reg[Rb]+Reg[Ri]\*S+D
  - dst is a register
  - Sets dst to the address computed by the src expression (does not go to memory! – it just does math)
  - Example: leaq (%rdx,%rcx,4), %rax
- Uses:
  - Computing addresses without a memory reference
    - address-of operator e.g., translation of p = &x[i];

Rec[Rb]+RedRil\*S+D

- Computing arithmetic expressions of the form x+k\*i+d
  - Though k can only be 1, 2, 4, or 8

### Example: lea vs. mov



## **Arithmetic Example**

```
long arith(long x, long y, long z)
  long t1 = x + y;
  long t2 = z + t1;
  long t3 = x + 4;
  long t4 = y 3 48; — replaced by lea & shift
  long t5 = t3 + t4;
  long rval = t2 (\%) t5;
  return rval;
```

Register	Use(s)
%rdi	$1^{st}$ argument (x)
%rsi	$2^{nd}$ argument (y)
%rdx	3 <sup>rd</sup> argument (z)

```
leaq (%rdi,%rsi), %rax #rax= x+y+z(1)
leaq: "address"
leaq (%rsi,%rsi,2), %rdx #rdx = x+y+z(2)
salq $4, %rdx
arith:
  salq $4, %rdx \# rdx = 48y(74) salq: shift
        4(%rdi,%rdx), %rcx
  leaq
  imulq
            %rcx, %rax
  ret
             multiplying two variables
```

- imulq: multiplication
  - Only used once!

## **Arithmetic Example**

```
long arith(long x, long y, long z)
{
  long t1 = x + y;
  long t2 = z + t1;
  long t3 = x + 4;
  long t4 = y * 48;
  long t5 = t3 + t4;
  long rval = t2 * t5;
  return rval;
}
```

Register	Use(s)
%rdi	X
%rsi	У
%rdx	z, t4
%rax	t1, t2, rval
%rcx	t5
limited registers means they often get reused!	

```
arith:

leaq (%rdi,%rsi), %rax # rax/t1 = x + y
addq %rdx, %rax S∈{1,2,4,8} # rax/t2 = t1 + z
leaq (%rsi,%rsi,2), %rdx # rdx = 3 * y
salq $4, %rdx # rdx/t4 = (3*y) * 16
leaq 4(%rdi,%rdx), %rcx # rcx/t5 = x + t4 + 4
imulq %rcx, %rax # rax/rval = t5 * t2
ret
```

#### **Control Flow**

Register	Use(s)
%rdi	$1^{st}$ argument (x)
%rsi	$2^{nd}$ argument (y)
%rax	return value

```
long max(long x, long y)
{
    long max;
    if (x > y) {
        max = x;
    } else {
        max = y;
    }
    return max;
}
max:

max:

pmovq %rdi, %rax # f ax

provq %rsi, %rax # elx
provq
provq %rsi, %rax # elx
provq
```

#### **Control Flow**

Register	Use(s)
%rdi	$1^{st}$ argument (x)
%rsi	$2^{nd}$ argument (y)
%rax	return value

```
long max(long x, long y)
                                          max:
                                                if TRUE
  long max;
                                                  y then jump to else
                        Conditional jump
  if (x > y) {
                                                     %rdi, %rax
    max = x;
                        Unconditional jump by jump to done
  } else {
                                          else:
    max = y;
                                             movq %rsi, %rax 4
                                          done:
  return max;
                                            ret
```

#### **Conditionals and Control Flow**

- Conditional branch/jump
  - Jump to somewhere else if some condition is true, otherwise execute next instruction
- Unconditional branch/jump
  - Always jump when you get to this instruction
- Together, they can implement most control flow constructs in high-level languages:

```
if (condition) then {...} else {...}
while (condition) {...}
do {...} while (condition)
for (initialization; condition; iterative) {...}
switch {...}
```

## Summary

- \* Memory Addressing Modes: The addresses used for accessing memory in mov (and other) instructions can be computed in several different ways
  - Base register, index register, scale factor, and displacement map well to pointer arithmetic operations
- Control flow in x86 determined by Condition Codes