Why Not Just Use Python?

Q: Couldn't I just use Python?

A: Yes, but ... in this class, you'll learn how to do better.

Q: How much better?

A: Let's look at some data from Saman **Amarasinghe (and Martin Rinard and Charles** Leiserson) from MIT, c. 2009.

© Steven S. Lumetta, 2009-2020.

.you lose ignore processor parallelism "real" parallelism don't use Intel hand-optimized $2.7 \times$ assembly library don't bother to vectorize arch (MMX/SSE) ignore cache size 1.7× µarch! ignore data org. in memory $3.4 \times$ µarch! (don't transpose matrix) use Java! 2.1× language...sort of 2.2× use objects (extra insts?) allow double & integer matrices $2.4 \times$ branches (µarch!) use immutable objects! 220× language ~300000×!

- note that 2.1× is the kind of number that managed language proponents claim as the cost of using managed code
- the real cost is having no way to get at the remaining 100×, even if you're willing to do the work
- [MMX = multimedia extensions, SSE = streaming SIMD extensions]

© Steven S. Lumetta, 2009-2020.

The Problem: Dense Matrix Multiply

The problem?

One you know and love: dense matrix multiply!

1024×1024 matrices 230 multiply-adds dual quad-core Intel machines

© Steven S. Lumetta, 2009-2020.

ECE408/CS483/CSE408 Spring 2020

Applied Parallel Programming

Lecture 7: DRAM Bandwidth

©Wen-mei W. Hwu and David Kirk/NVIDIA,

Objective

- To understand the organization of memory based on dynamic RAM (DRAM).
- To understand the use of burst mode and multiple banks (both sources of parallelism) to increase DRAM performance (data rate).
- To understand memory access coalescing, which connects GPU kernel performance to DRAM organization.

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/

5

Most Large Memories Use DRAM

- Random Access Memory (RAM): same time needed to read/write any address
- Dynamic RAM (DRAM):
 - bit stored on a capacitor
 - connected via transistor to bit line for read/write
 - bits disappear after a while
 (around 50 msec, due to tiny
 leakage currents through transistor),
 and must be rewritten (hence dynamic)


BIT LINE


©Wen-mei W. Hwu and David Kirk/NVIDIA, ECE408/CS483/ECE498AL, University of Illinois, 2007-2018 Global Memory (DRAM) Bandwidth

Ideal Reality

Wen-mei W. Hwu and David Kirk/NVIDIA, ECE408/CS483/ECE498AL, University of Illinois, 2007-2018

7





ci W. Hwu and David Kirk/NVIDIA, :S483/ECE498AL, University of Illinois, 2007-2018


DRAM Interfaces are Clocked

 DRAM cells are not clocked (clocking requires transistors).


10


- DRAM interfaces are clocked.
 - DDR: Core speed = ½ interface speed
 - DDR2/GDDR3: Core speed = 1/4 interface speed
 - DDR3/GDDR4: Core speed = $\frac{1}{8}$ interface speed
 - ... likely to be worse in the future


©Wen-mei W. Hwu and David Kirk/NVIDIA,





11

















18

```
A Simple Matrix Multiplication Kernel
                              (review)
__global__ void MatrixMulKernel(float* M, float* N, float* P, int Width)
// Calculate the row index of the P element and M
int Row = blockIdx.y * blockDim.y + threadIdx.y;
// Calculate the column index of P and N \,
int Col = blockIdx.x * blockDim.x + threadIdx.x;
if ((Row < Width) && (Col < Width)) {
   float Pvalue = 0;
   // each thread computes one element of the block sub-matrix
   for (int k = 0; k < Width; ++k)
     Pvalue += M[Row*Width+k] * N[k*Width+Col];
   P[Row*Width+Col] = Pvalue;
                                                                     20
 ©Wen-mei W. Hwu and David Kirk/NVIDIA,
 ECE408/CS483/ECE498AL, University of Illinois, 2007-2018
```




19





22



Maccesses are not coalesced.

Access direction in Kernel code

M_{1,0} M_{2,1} M_{1,2} M_{1,3} M_{1,0} M_{3,1} M_{3,2} M_{3,3}

Load iteration 1

T₀ T₁ T₂ T₃

Load iteration 0

T₀ T₁ T₂ T₃

M_{0,0} M_{0,1} M_{0,2} M_{0,1} M_{1,2} M_{1,3} M_{2,0} M_{2,1} M_{2,2} M_{2,3} M_{3,0} M_{3,1} M_{3,2} M_{3,3}

Covernment within and M_{0,0} M_{1,1} M_{1,2} M_{1,3} M_{2,0} M_{2,1} M_{2,2} M_{2,3} M_{3,0} M_{3,1} M_{3,2} M_{3,3}

23

Covernment within and M_{0,0} M_{1,0} M_{1,1} M_{1,2} M_{1,3} M_{2,0} M_{2,1} M_{2,2} M_{2,3} M_{3,0} M_{3,1} M_{3,2} M_{3,3}

23

Covernment within and M_{0,0} M_{1,0} M_{1,1} M_{1,2} M_{1,3} M_{2,0} M_{2,1} M_{2,2} M_{2,3} M_{3,0} M_{3,1} M_{3,2} M_{3,3}

23

Covernment within and M_{0,0} M_{1,0} M_{1,1} M_{1,2} M_{1,3} M_{2,0} M_{2,1} M_{2,2} M_{2,3} M_{3,0} M_{3,1} M_{3,2} M_{3,3}

24

Covernment within and M_{0,0} M_{1,0} M_{1,1} M_{1,2} M_{1,3} M_{2,0} M_{2,1} M_{2,2} M_{2,3} M_{3,0} M_{3,1} M_{3,2} M_{3,3}

25

Covernment within and M_{0,0} M_{1,0} M_{1,1} M_{1,2} M_{1,3} M_{2,0} M_{2,1} M_{2,2} M_{2,3} M_{3,0} M_{3,1} M_{3,2} M_{3,3}

26

Covernment within and M_{0,0} M_{1,0} M_{1,0} M_{1,1} M_{1,2} M_{1,3} M_{2,0} M_{2,1} M_{2,2} M_{2,3} M_{3,0} M_{3,1} M_{3,2} M_{3,3}

27

Covernment within and M_{0,0} M_{1,0} M_{1,0} M_{1,0} M_{1,0} M_{1,0} M_{2,0} M_{2,1} M_{2,2} M_{2,3} M_{3,0} M_{3,1} M_{3,2} M_{3,3}

Covernment within and M_{0,0} M_{1,0} M₁

23

