## THEME ARTICLE: COMPILING FOR ACCELERATORS

# TinyIREE: An ML Execution Environment for Embedded Systems From Compilation to Deployment

Hsin-I Cindy Liu , Google, Mountain View, CA, 94043, USA

Marius Brehler, Fraunhofer IML, 44227, Dortmund, Germany

Mahesh Ravishankar, Google, Seattle, WA, 98103, USA

Nicolas Vasilache, Google, 8002, Zürich, Switzerland

Ben Vanik, and Stella Laurenzo, Google, Seattle, WA, 98103, USA

Machine learning model deployment for training and execution has been an important topic for industry and academic research in the last decade. Much of the attention has been focused on developing specific toolchains to support acceleration hardware. In this article, we present Intermediate Representation Execution Environment (IREE), a unified compiler and runtime stack with the explicit goal to scale down machine learning programs to the smallest footprints for mobile and edge devices, while maintaining the ability to scale up to larger deployment targets. IREE adopts a compiler-based approach and optimizes for heterogeneous hardware accelerators through the use of the Multi-Level IR (MLIR) compiler infrastructure, which provides the means to quickly design and implement multilevel compiler intermediate representations (IR). More specifically, this article is focused on TinylREE, which is a set of deployment options in IREE that accommodate the limited memory and computation resources in embedded systems and bare-metal platforms, while also demonstrating IREE's intuitive workflow that generates workloads for different ISA extensions and application binary interface (ABIs) through LLVM.

achine learning (ML) has attracted a lot of attention in the last decade, both in industry and academic research. As new, deeper ML model architectures emerge and bigger datasets become available, the demands on the hardware are also increasing. This has led to the development of new processor architectures that accelerate ML model training and execution (inference). However, to fully take advantage of such acceleration hardware, the development toolchains require new deployment and compilation flows. In addition, special considerations must be made when

deploying models to mobile and edge devices, due to system resource and power constraints.

A large portion of investment in the industry has targeted use cases that scale up to the most powerful deployment targets, leaving low-power and embedded devices poorly catered to. Intermediate Representation Execution Environment (IREE) was created to address this imbalance by designing a unified compiler and runtime stack with the explicit goal to scale down to the smallest footprints while retaining its ability to scale up to larger deployments (and integrate with higher level distributed runtimes). This focus on model portability has driven IREE to effectively target bare-metal/embedded central processing units (CPUs) and microcontrollers. This article presents how that portability is achieved.

Traditionally, targeting microcontrollers by public ML inference frameworks has largely been done by kernel-based, op-by-op runtimes that are hand-adapted and optimized for a small set of frequently used operators. One

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

Digital Object Identifier 10.1109/MM.2022.3178068 Date of publication 26 May 2022; date of current version 14 September 2022.




FIGURE 1. A simplified end-to-end flow diagram of IREE.

approach to ease the deployment of models to microcontrollers is TensorFlow Lite for Microcontrollers (TFLM), a framework specifically designed to support model execution on microcontrollers. It uses a small runtime library (~16 kB for Arm Cortex-M3) that supports a subset of TensorFlow operators, with hardware-specific, highlevel operator kernel implementations. The graph optimization still utilizes the TensorFlow Lite compilation flow and performs optimizations at the operator level.

Whereas TFLM is a runtime library with limited hard-ware-specific kernels, compiler-based approaches have also recently been applied to accelerators and embedded systems. One of those compilers is Glow,<sup>2</sup> which uses a two-phase intermediate representation (IR) to lower a neural network graph. It uses a high-level intermediate representation to apply domain-specific optimizations.

This is followed by a lower level IR, allowing the compiler to apply memory-related optimizations. These optimizations include instruction scheduling, static memory allocation, and copy elimination.

Another compiler is Apache TVM,<sup>3</sup> which performs both high-level graph reconfiguration and low-level operation optimization in various intermediate representations. Although TVM targets various device backends such as CPU, graphics processing unit (GPU), digital signal processor (DSP), etc., for bare-metal microcontrollers, a MicroTVM extension is required to support the model execution scheduling and memory management, in order to make up for the lack of an operating system.

This brings us to how we approach this challenge with IREE. IREE is an end-to-end compiler and runtime framework for model execution based on the Multi-Level IR

(MLIR) compiler infrastructure. 4 It follows a compiler-based approach that converts ML models into an intermediate representation that allows for analysis and optimization of the ML model while generating code to target heterogeneous hardware accelerators.<sup>5</sup> As shown in Figure 1, IREE can take various model representations as inputs, and generate executable formats for different hardware targets. IREE treats the ML model as just another program, represents it with various MLIR dialects, and eventually generates the binary that can be run on the target architecture. An MLIR dialect can be roughly thought of as a logical level of IR. This multiphase compilation through a progression of composable IRs<sup>5</sup> is a key differentiator because it allows us to more effectively retarget and generalize approaches and components used to target larger scale parts for specialized, deeply embedded uses. Such generalization is much harder to achieve in classic, emitter based, two phase compilers and is not possible at all in executors such as TFLM.

IREE IS DESIGNED TO TARGET VARIOUS EDGE DEVICES AND ACCELERATORS, INCLUDING CPUS, GPUS, AND VARIOUS ML ACCELERATORS.

IREE is designed to target various edge devices and accelerators, including CPUs, GPUs, and various ML accelerators. As a result, aspects of mobile deployment, like small binary size, interoperability with applications, and portability are first-class concerns. In this article, we focus on TinyIREE, the subset of IREE options that generate a compact workload and runtime library that is optimized for embedded systems without an operating system. These options enable seamless support for different CPU architectures and ISA extensions, while also providing an interface to support embedded ML accelerators. In Figure 1, the TinyIREE options are colored, whereas the general IREE compilation and deployment options are grayed out.

In the following sections, we present IREE's compilation flow and explain some of the TinyIREE deployment options. Furthermore, we show results for a compiled MobileNet single-shot detector (SSD) model before giving a conclusion.

### **IREE COMPILATION FLOW**

IREE's compilation flow uses the MLIR approach of progressively lowering an ML program into an executable for the target hardware. The primary vehicle in MLIR to achieve this is *dialects*. A dialect in MLIR is a collection

of operations and associated types that allow you to represent a program. Different dialects can be used to model the program at different levels of abstraction.

For example, the IREE importers in Figure 1 show some different dialects used in IREE to convert an ML program into machine executable code. The tensor operator set architecture (TOSA)6/meta high level optimizer (MHLO) dialects model the ML program at the level of tensor operations. The Linalg dialect represents perfectly nested loop computation in a succinct, easyto-manipulate manner, making it easy to implement transformations like fusion, tiling, loop interchange, etc. The Vector dialect models parts of the program in terms of operations on virtual vectors. Finally, the LLVM dialect is a leaf dialect that allows MLIR programs to be translated into LLVM IR for compilation into an executable binary. Because each of these dialects are defined using a common infrastructure, at each level you can apply common compiler optimizations like common subexpression elimination (CSE), dead code elimination (DCE), etc. It is also possible to apply custom optimizations within each dialect that use the semantic information captured by operations in that dialect. For example, in the TOSA dialect, one can easily recognize 1×1 2-D convolution operations and convert them into matrix-matrix multiply operations that can then be executed more efficiently. The process of converting from a dialect at a higher level of representation (like TOSA/MHLO) through intermediate dialects into an executable binary-with each subsequent dialect using a more general or less specialized representation—is known as progressive lowering. The rest of the section provides an overview of the program representation for each of the dialects supported by IREE importers.

Frontend dialects like TOSA and MHLO represent the program with operations like *add*, *convolution*, and *dot product*. For example, Listing 1 shows a simple sequence with a dot product followed by bias-add in the TOSA dialect. Notice that built-in MLIR types like tensor use? to represent dynamic dimensions (i.e., dimensions whose extent is not known at compile time). As a result, MLIR has first-class support for representing dynamically shaped computations.

Listing 1: Dot + Bias add in TOSA dialect.

```
%2 = "tosa.matmul" (%0, %1) : ( tensor< xx8xf32>,
    tensor< 8x?xf32> ) → tensor< ?x?xf32>
%3 = "tosa.add" (%2, %3) : ( tensor< ?x?xf32>,
    tensor< ?x?xf32> ) → tensor< ?x?xf32>
```

The program is then lowered into the Linalg dialect. At this level, operations are represented as perfectly

September/October 2022 IEEE Micro

nested loop computations with the body of the innermost loop performing a scalar operation. This representation is intended to make it easier to apply traditional loop transformations like loop fusion, loop tiling, and loop interchange. This modeling is inspired by the polyhedral compilation domain where the computation is represented using an orthonormal space, with one axis for every loop of the computation. This orthonormal space is referred to as the iteration space of the computation. The values of the induction variables in a loop are represented as points along the corresponding axis. Each point in this orthonormal space represents the sequence of scalar operations performed within the innermost loop. Listing 2 shows the Linalg dialect's representation of a GEMM operation of the form  $D_{ij} = C_{ij} + A_{ik} \cdot B_{kj}$ . The number of loops is captured by the number of entries in the list iterator types. The data dependence between the iterations of a loop are specified as either parallel (for no dependence) or reduction (for reduction-type dependence).

Listing 2: Matrix-matrix multiply in Linalg dialect

Similar to iteration space, each operand is also represented by an orthonormal space of the same dimensionality as the operand. This space is referred to as the *data space* of the operand. For example, in a GEMM operation, all the operands are represented by a 2-D data space. The maps in *indexing\_maps* capture the data access pattern for each operand. In each map, the domain represents a point in the iteration space, and the range represents the point in the operand's data space that is accessed by the map.

The *region* of the operation (the sequence of operations between the {and}) represents the computation performed at each point in the iteration space. Each Linalg operation has a region with a single basic block whose *arguments* represent the scalar values, which are obtained from the operands using the indexing map. The yielded value is the result of the computation at that point in the iteration space. For example, in Listing 2, each point in the iteration space performs a multiply—add operation.

All tensor operations of TOSA/MHLO can be lowered to the <code>linalg.generic</code> operation of the Linalg dialect. Two such operations that have a producerconsumer relationship can be <code>fused</code> into another <code>linalg.generic</code> operation by using just the information in the iterator types and the indexing maps. This fusion encompasses all <code>elementwise fusion</code> optimizations (also known as loop fusion in XLA) without having to reason about the actual computation performed by each operation. Doing the same fusion at, say, the <code>TOSA/MHLO</code> level, would result in a combinatorial explosion in the number of fusion possibilities. Notice that the class of operations that can be fused in this manner is larger than pure elementwise operations, including permutations and broadcasts.

Operations in Linalg dialect can also be tiled using just the information provided by the iterator types and indexing maps. This transformation allows splitting the computation at each layer into smaller tiles of a similar computation. For example, a GEMM operation can be tiled into several smaller GEMM operations. These smaller tiles can be computed in parallel, and can therefore be distributed to different threads. Then, the computation represented by each tile is encapsulated within a dispatch region. Each dispatch region contains code that has to be executed on the device in an atomic fashion. At this point, each computation is split into two parts for execution: The dispatch region (the tiled computation) and the code to execute host-side computation (VM commands), which specifies the order in which dispatch regions are executed. The code within dispatch regions is then transformed further using fusion, loop interchange, etc., to achieve better cache locality and data access patterns.

Finally, the code is lowered into the *Vector* dialect. This dialect represents high-level, retargetable, vector instructions available on the target hardware. Transformations within this dialect allow the generated code to use efficient vector reads/writes and special fixed function units available on the target architecture, like the Arm sdot instructions.

The last step in the device-side compilation is lowering the program into the LLVM dialect, which allows the program to be mechanically converted into LLVM IR. The LLVM compilation stack can then generate the binary code for the target architecture. The LLVM target flags can be used to select which CPU architecture, application binary interface (ABI), and ISA extensions to use. For example, to build the module for x86\_64 CPU, apply the following flag:

- -iree-llvm-target-triple=x86\_64-pc-linux-elf




FIGURE 2. IREE executable deployment options for TinyIREE.

whereas for RISC-V 32-bit CPU with multiplication and floating point ISA extension support, use these flags:

- --iree-llvm-target-triple=riscv32-pc-linux-elf
- --iree-llvm-target-cpu=generic-rv32
- --iree-llvm-target-cpu-features=+m,+f
- --iree-llvm-target-abi=ilp32

In addition, for Armv7E-M CPU, use the following flags:

- --iree-llvm-target-triple=armv7em-pc-linux-elf
- --iree-llvm-target-float-abi=hard

The aforementioned optimization process can easily be applied to other non-ML-specific linear algebra operations, as long as these operations are in the appropriate format. In other words, IREE can also optimize operations that perform input preprocessing and output postprocessing as part of the program. For example, it is typical to perform color space conversion or image resizing of the image data stream for vision ML programs, and these operations can be fused within the program by following the same compilation flow.

#### TinyIREE DEPLOYMENT OPTIONS

The output of the compilation flow described above is an IREE module, which contains a segment of VM commands to control the buffer setup and a collection of dispatch regions as workloads. These workloads enfold the ML program that can be dispatched to the target devices. As shown in the bottom part of Figure 1, when targeting embedded systems, the user needs to build an IREE runtime application, which includes the IREE runtime library to configure the VM setup, the workload loader, and a workload scheduler. The latter two are defined as the device hardware abstraction layer (HAL) driver.

Before compiling the final executable, we can further break down the IREE module structure with different deployment strategies, as described in the following sections. As shown in Figure 2, IREE provides a flexible set of tools for various deployment scenarios on CPUs, including static and dynamic embedded libraries, whereas the VM control support can be implemented with a bytecode renderer or C source code. Here, the VM bytecode is stored in a file in FlatBuffer format (vmfb), with the option of embedding the device workload in the format of the shared dynamic library.

In addition to these deployment paths for embedded CPUs, developers can also utilize the existing HAL interface to interact with customized ML accelerators. Moreover, while IREE runtime can support dynamic deployments, embedded systems can even bypass the IREE runtime entirely and deploy a specific workload to achieve the most efficient execution.

# VIRTUAL MACHINE CONTROL WITH EMITC

VM commands control the resource ownership and execution flow, and they are encoded as another MLIR dialect: the VM dialect. These operations can be serialized to a bytecode module that is interpreted at runtime. Another option is to serialize these operations into C source code. This is achieved by converting the VM operations into the EmitC dialect, an MLIR dialect that allows the generation of C/C++ from MLIR. After converting the VM operations into EmitC operations, these are translated into C via the Cpp emitter. EmitC contains a call operation that represents a C function call. Among other things, this type of operation is used to directly call the VM API instead of serializing the calls into an equivalent bytecode representation. Therefore, the bytecode interpreter is not linked into the executable, thus reducing its size.

An example of using EmitC is provided in the static\_library\_demo\_c sample in the IREE repository.

### ML WORKLOAD AS A STATIC OR DYNAMIC LIBRARY

The ML workload can be included either in a static or a dynamic library. In both cases, IREE uses LLVM to compile the program into highly optimized instruction streams for the particular target. The static ML workload library can be used in combination with the serialized VM bytecode module to form an IREE module. However, to create a binary optimized for size, the static library should instead be used in combination with the VM operations translated to C calls.

The dynamic ML workload library, on the other hand, provides more flexibility. For example, it is possible to create multiple dynamic libraries optimized for different architectures with the same entry and exit

September/October 2022 IEEE Micro 13

points. It is then possible to decide at runtime which of the dynamic libraries to use. Because embedded systems often do not provide dynamic library support, IREE uses a fixed dynamic library ABI, and integrates its own low-overhead dynamic library loader in the runtime library.

# SCHEDULER OF THE HAL DRIVER

Once the command buffer is set properly by the host VM, a workload scheduler is responsible to dispatch the device workload set in the command buffer. Inspired by the GPU scheduler and compute APIs, IREE adopts a 3-D grid topology for the workload scheduling with regard to a specific worker structure that contains the data buffer and schedule information, as shown in Listing 3.

Listing 3: Workload dispatch loop

```
for (int z = 0; z < worker.cnt.z; ++z) {
    for (int y = 0; y < worker.cnt.y; ++y) {
        for (int x = 0; x < worker.cnt.x; ++x) {
            vec3_t work_id = {{x, y, z}};
            int ret = dispatch_ptr(&st, &work_id);
        }
    }
}</pre>
```

For systems with multithreading support, IREE provides an asynchronous task scheduler to split up the workload with more efficient execution of directed acyclic graphs (DAG). This allows for out-of-order and pipelined execution, which can achieve better parallelism and better utilization of the target device. However, IREE also supports synchronous scheduler execution by issuing the workload sequentially. For embedded systems without the threading handlers or a CPU without the operating system support, the synchronous scheduler provides an intuitive path to dispatch the workload.

#### STREAM EXECUTION

Work scheduled by the IREE runtime is provided to the underlying system scheduler—whether a hardware command processor or CPU thread pool—with dependence information ordering the work submissions. This provides for a final level of just-in-time scheduling, work balancing, and safe preemption points for when the system is sharing limited device resources. The memory needed during the asynchronous work is reserved from a pool that is aware of the streaming behavior, and only as much memory as is required for the concurrently executable work is ever allocated. This enables deep pipelines of work to be submitted to devices without overcommitting limited memory

resources. Because a majority of the memory used within a typical inference is either constant or transient (local to only a particular invocation), this approach reduces the at-rest memory consumption of a loaded program to mere kilobytes, in addition to the memory required by constants, which can often be mapped into discardable memory. This allows for several programs to be loaded—even when retaining state across invocations—which can then be scheduled for interleaved execution while only consuming the peak memory used by any individual invocation.

# BUFFER ALLOCATION AND PERMISSION CONTROL

The IREE runtime uses device-provided memory allocators to handle the device buffer configuration and preparation, accompanied by a system allocator to handle the host-side VM buffers. The allocators can set the visibility of the buffer between the host (VM) and the device explicitly, while using the standard memory allocation libraries for the proper alignment. A memory block can be allocated on one side (host or device), while being selectively accessible from the other end. For example, the input buffer for the ML program may be allocated at the host so it can be initiated with the correct input value, while set to be visible to the device with read access so its content can be consumed by the workload. This visibility and permission control-in conjunction with systems supporting enclave computing-provides a secured ML execution environment.

#### RESULTS

By applying IREE's compilation flow and choosing bare-metal-friendly configurations to deploy ML programs, we can reduce the artifact size of both the IREE module and the IREE runtime library.

Table 1 shows the result of passing MobileNet SSD V2<sup>7</sup> through the IREE compilation flow for different compilation targets and modes, using IREE snapshot (https://github.com/iree-org/iree/releases/tag/snapshot-20211203.686). To compile for an Armv7E-M (e.g., Arm Cortex-M4) target, the parameters are quantized. It shows both the size of the IREE module, packed into the FlatBuffer file type, and the size of the executable workload (embedded within the module FlatBuffer) across different LLVM compilation targets, each with four IREE compilation modes: Debug-dylib (dynamic library with debug symbols included; the default), Dylib (no debug symbols), Embedded (embedded system-friendly dynamic library), and Static (static library). The latter two modes are the TinyIREE modes. The result shows the

**TABLE 1.** IREE Module FlatBuffer and the embedded device executable workload size for mobilenet V2 SSD model compiled for different CPU architecture targets.


Mode	FlatBuffer size (kB)	Workload size (kB)
x86_64		
Debug-dylib	5,588	256.55
Dylib	5,525	208.35
Embedded	5,521	203.80
Static	5,317	-
Armv7E-M		
Debug-dylib	5,468	136.55
Dylib	5,420	102.98
Embedded	5,406	88.84
Static	5,317	-
RISC-V32imf		
Debug-dylib	5,500	168.42
Dylib	5,437	120.18
Embedded	5,437	120.18
Static	5,317	-

workload sizes vary with the LLVM targets. In particular, the workload size is much smaller for the targets for the embedded systems, such as Armv7E-M, as a result of the LLVM optimization for such targets.

BY APPLYING IREE'S COMPILATION FLOW AND CHOOSING BARE-METAL-FRIENDLY CONFIGURATIONS TO DEPLOY ML PROGRAMS, WE CAN REDUCE THE ARTIFACT SIZE OF BOTH THE IREE MODULE AND THE IREE RUNTIME LIBRARY.

Figure 3 plots the workload size comparison across different targets and modes, and the benefit of TinylREE modes for embedded systems. Notice for the static library mode, the ML workload becomes a library that can be optimized during the link time, so its final size depends on how the user application integrates the workload library. For example, when switching from the static library to the virtual machine control with EmitC, the bytecode interpreter can be dropped, which saves about 15 kB when compiling for Armv7E-M.

In terms of execution, IREE runtime also provides more efficient memory usage, while requiring a small runtime library. Table 2 shows the peak memory usage comparison between x86\_64 TensorFlow Lite (TFLite) benchmark tool<sup>8</sup> and IREE application for Mobilenet V2



**FIGURE 3.** Workload size comparison of MobileNet SSD V2 model generated by IREE flow for different CPU architectures in different deployment modes.

**TABLE 2.** Runtime peak memory usage and the host library size for running mobilenet V2 SSD model with TFLite interpreter versus IREE runtime application.

	Peak memory (MB)	Host library (kB)
TFLite	00.05	0074.00
x86_64	20.05	2971.06
IREE		
(Embedded) x86 64	5.93	96.31
Armv7E-M	5.93	79.96
RISC-V32imf	5.93	152.86

SSD model built with the dynamic embedded library mode and synchronous HAL driver. Compared with the TFLite interpreter library, the same workload can be deployed with a much smaller runtime library. Notice that TFLM could provide a host library with a similar size, but it only supports a subset of operators. Thus, not all the TFLite artifacts are compatible with TFLM. For example, the pre-2.5.0-rc0 TFLM build can deploy the same MobileNet V2 SSD model shown in Table 2 with 4.91 MB of peak memory usage and a 80.02 kB x86\_64 host library, but TFLM has since dropped its support for unsigned operators in favor of the recommended signed ones, hence the support for this particular model.

#### CONCLUSION

We presented IREE, a compiler-based ML execution framework that takes the full advantage of MLIR and that can be easily configured for different target devices. Moreover, TinyIREE options can use the same program compilation flow, but easily adjust its runtime to target embedded systems with reduced overhead. We also demonstrated the capability of supporting

September/October 2022 IEEE Micro

different CPU architectures and ISA extensions by adjusting the LLVM compilation flags. As a result, the presented framework can be optimized for multiple target backends at the same time, while keeping enough flexibility for customization.

WE PRESENTED IREE, A COMPILER-BASED ML EXECUTION FRAMEWORK THAT TAKES THE FULL ADVANTAGE OF MLIR AND THAT CAN BE EASILY CONFIGURED FOR DIFFERENT TARGET DEVICES.

#### **ACKNOWLEDGMENTS**

We would like to thank the members of the IREE team as well as members of the team at Fraunhofer IML. Especially, we would like to thank Scott Todd for the work on runtime library development and Simon Camphausen for the work on the integration of EmitC. We would also like to thank Scott Main for the review and feedback of the manuscript.

The work of M. Brehler was supported by the German Federal Ministry of Education and Research (BMBF) as part of the AIA project under Grant 01IS19060A and the Competence Center Machine Learning Rhine-Ruhr (ML2R) under Grant 01IS18038B.

IREE is an open-source project, and we hope to encourage the ML community to contribute to the work so the framework can be applicable for more targets and applications.

Visit https://github.com/iree-org/iree and https://github.com/iml130/iree-bare-metal-arm to access the source code. A set of samples associated with IREE, including the quantized model shown in this paper, along with other supported ML models, is available at https://github.com/iree-org/iree-samples.

### **REFERENCES**

- P. Warden and D. Situnayake, TinyML: Machine Learning with TensorFlow on Arduino, and Ultra-Low Power Micro-Controllers. Sebastopol, CA, USA: O'Reilly Media, 2019.
- N. Rotem et al., "Glow: Graph lowering compiler techniques for neural networks," 2018, arXiv:1805.00907.
- T. Chen et al., "TVM: An automated end-to-end optimizing compiler for deep learning," in Proc. 13th USENIX Symp. Oper. Syst. Des. Implementation, 2018, pp. 579–594.

- C. Lattner et al., "MLIR: Scaling compiler infrastructure for domain specific computation," in Proc. IEEE/ACM Int. Symp. Code Gener. Optim., 2021, pp. 2–14.
- N. Vasilache et al., "Composable and modular code generation in MLIR: A structured and retargetable approach to tensor compiler construction," 2022, arXiv:2202:03293.
- Accessed: 2022. [Online]. Available: https://developer. mlplatform.org/w/tosa/
- 7. M. Sandler *et al.*, "MobileNetV2: Inverted residuals and linear bottlenecks." 2019. *arxiv*:1801.04381.
- Accessed: 2022. [Online]. Available: https://www.tensorflow.org/lite/performance/measurement

HSIN-I CINDY LIU is with Google, Mountain View, CA, 94043, USA. Her research interests include ambient intelligence sensing, DNN model architecture research/deployment, etc. Liu received a Ph.D. degree in electrical engineering and computer sciences from the University of California, Berkeley. Contact her at hcindyl@google.com.

MARIUS BREHLER is with Fraunhofer IML, 44227, Dortmund, Germany. Among other things, his current work includes compilers for machine learning. Brehler received a Dr.-Ing. degree in electrical engineering from Technische Universität Dortmund, Dortmund, Germany. Contact him at marius.brehler@iml.fraunhofer.de.

MAHESH RAVISHANKAR is with Google, Seattle, WA, 98103, USA. His work primarily focuses on compilation of ML models, with a focus on code generation for CPU and GPUs. Ravishankar received a Ph.D. degree in computer science and engineering from The Ohio State University, Columbus, OH, USA. Contact him at ravishankarm@google.com.

NICOLAS VASILACHE is with Google, 8002, Zürich, Switzerland. Vasilache received a Ph.D. degree from INRIA, France. Contact him at ntv@google.com.

**BEN VANIK** is with Google, Seattle, WA, 98103, USA. His experience is in real-time graphics and hardware-accelerated compute with recent work focusing on helping ML take advantage of the wealth of research that has been done in those domains. Contact him at benvanik@google.com.

STELLA LAURENZO is with Google, Seattle, WA, 98103, USA. Her experience is with scaling machine learning applications and approaches to small form factors. Contact her at laurenzo@google.com.