




Limitation #1: Hardware Resources • Processors have finite resources, and there are often constraints on how these resources can be used. Examples: - Finite issue width - Limited functional units (FUs) per given instruction type - Limited pipelining within a given functional unit (FU) Carnegie Mellon 15745: Intro to Scheduling Todd C. Mowry









Carnegie Mellon


Limitations Upon Scheduling 1. Hardware Resources 2. Data Dependences 3. Control Dependences 15745: Intro to Scheduling 17 Carnegie Mellon Todd C. Mowry




Why Data Dependences are Challenging x = a[i]; *p = 1; y = *q; *r = z; which of these instructions can be reordered? ambiguous data dependences are very common in practice difficult to resolve, despite fancy pointer analysis Carnegie Mellon 15745: Intro to Scheduling 19 Carnegie Mellon Todd C. Mowry




Hardware Limitations: Multi-cycle Execution Latencies • Simple instructions often "execute" in one cycle — (as observed by other instructions in the pipeline) — e.g., integer addition • More complex instructions may require multiple cycles — e.g., integer division, square-root — cache misses! • These latencies, when combined with data dependencies, can result in non-trivial critical path lengths through code



Limitations Upon Scheduling 1. Hardware Resources 2. Data Dependences → 3. Control Dependences Todd C. Mowry



Hardware- vs. Compiler-Based Scheduling • The hardware can also attempt to reschedule instructions (on-the-fly) to improve performance • What advantages/disadvantages would hardware have (vs. the compiler) when trying to reason about: - Hardware Resources - Data Dependences - Control Dependences • Which is better: - doing more of the scheduling work in the compiler? - doing more of the scheduling work in the hardware?



15745: Intro to Scheduling

Carnegie Mellon

Todd C. Mowry

