# **Instruction Scheduling Software Pipelining**

15-411/15-611 Compiler Design

Seth Copen Goldstein

November 19, 2020

#### **Instruction-level Parallelism**

- Most modern processors have the ability to execute several adjacent instructions simultaneously.
  - Pipelined machines.
  - Very-long-instruction-word machines (VLIW).
  - Superscalar machines.
  - Dynamic scheduling/out-of-order machines.
- ILP is limited by several kinds of execution constraints:
  - Data dependence constraints.
  - Resource constraints ("hazards")

#### **Execution Constraints**

#### Data-dependence constraints:

 If instruction A computes a value that is read by instruction B, then B cannot execute before A is completed.

#### Resource hazards:

- Limited # of functional units.
  - If there are n functional un multipliers), then only n ins of unit can execute at once

```
For example:

Id %rsp(-28), %rdi

add %rdi, %rax
```

- Limited instruction issue.
  - If the instruction-issue unit can issue only *n* instructions at a time, then this limits ILP.
- Limited register set.
  - Any schedule of instructions must have a valid register allocation.

# **Instruction Scheduling**

- The purpose of instruction scheduling (IS) is to order the instructions for maximum ILP.
  - Keep all resources busy every cycle.
  - If necessary, eliminate data dependences and resource hazards to accomplish this.
- The IS problem is NP-complete (and bad in practice).
  - So heuristic methods are necessary.

# **Instruction Scheduling**

- There are many different techniques for IS.
  - Still an open area of research.
- Most optimizing compilers perform good local IS, and only simple global IS.
- The biggest opportunities are in scheduling the code for loops.
  - "Software pipelining" is an attractive idea, though not yet widely used in practical compilers.

# **Should the Compiler Do IS?**

- Many modern machines perform dynamic reordering of instructions.
  - Also called "out-of-order execution" (OOOE).
  - Not yet clear whether this is a good idea.

#### - Pro:

- OOOE can use additional registers and register renaming to eliminate data dependences that no amount of static IS can accomplish.
- No need to recompile programs when hardware changes.

#### - Con:

- OOOE means more complex hardware (and thus longer cycle times and more wattage).
- And can't be optimal since IS is NP-complete.

#### What we will cover

- Scheduling basic blocks
  - List scheduling
  - Long-latency operations
  - Delay slots
- Software Pipelining
- What we need to know
  - data dependencies
  - register renaming
  - scalar replacement

# **Defining Dependencies**

- Flow Dependence
- Anti-Dependence
- Output Dependence
- Input Dependence

```
W \rightarrow R \quad \delta^f } true

R \rightarrow W \quad \delta^a

W \rightarrow W \quad \delta^o } false
```


 $R \rightarrow R \delta^i$ 

```
S1) a=0;
S2) b=a;
S3) c=a+d+e;
S4) d=b;
S5) b=5+e;
```

Not generally defined

#### **Example Dependencies**

```
S1) a=0;
S2) b=a;
S3) c=a+d+e;
S4) d=b;
                    S1 \delta^f S2
                                    due to a
S5) b=5+e;
                    S1 \delta^f S3
                                    due to a
                    S2 \delta^f S4
                                    due to b
                    S3 \delta^a S4
                                    due to d
                    S4 δ<sup>a</sup> S5
                                    due to b
                    S2 δ° S5
                                    due to b
                    S3 \delta^i S5
                                    due to a
```



# Renaming of Variables

- Sometimes constraints are not "real," in the sense that a simple renaming of variables/registers can eliminate them.
  - Output dependence (WW):
     A and B write to the same variable.
  - Anti-dependence (RW):
     A reads from a variable to which B writes.
- In such cases, the order of A and B cannot be changed unless variables are renamed.
  - Can sometimes be done by the hardware, to a limited extent.

# Register Renaming Example

$$r1 \qquad \leftarrow r2 + 1$$

$$[fp+8] \qquad \leftarrow r1$$

$$r1 \qquad \leftarrow r3 + 2$$

$$[fp+12] \qquad \leftarrow r1$$

r7 
$$\leftarrow$$
 r2 + 1

[fp+8]  $\leftarrow$  r7

r1  $\leftarrow$  r3 + 2

[fp+12]  $\leftarrow$  r1

- Can perform register renaming after register allocation
  - Constrained by available registers
  - Constrained by live on entry/exit
- Instead, do scheduling before register allocation

# Scheduling a BB

- What do we need to know?
  - Latency of operations
  - # of registers
- Assume:
  - load 5
  - store 5
  - mult 2
  - others 1
- Also assume,
  - operations are non-blocking

### Scheduling a BB

#### Assume:

- load 5
- store 5
- mult 2
- others 1
- operations are non-blocking

#### We can do better

- Assume:
  - load 5
  - store 5
  - mult 2
  - others 1
  - operations are nonblocking

We can do even better if we assume what?

1 r1 
$$\leftarrow$$
 [fp+w]  
2 r2  $\leftarrow$  [fp+x]  
3 r3  $\leftarrow$  [fp+y]  
4 r4  $\leftarrow$  [fp+z]  
5 r5  $\leftarrow$  2  
6 r1  $\leftarrow$  r1 \* r5  $w*2$   
8 r1  $\leftarrow$  r1 \* r2  $w*2*x$   
10 r1  $\leftarrow$  r1 \* r3  $w*2*x*y$   
12 r1  $\leftarrow$  r1 \* r4  $w*2*x*y*z$   
14 [fp+w]  $\leftarrow$  r1

19 r1 can be used again

# **Defining Better**

1 r1 
$$\leftarrow$$
 [fp+w]  
2 r2  $\leftarrow$  2  
6 r1  $\leftarrow$  r1 \* r2  
7 r2  $\leftarrow$  [fp+x]  
12 r1  $\leftarrow$  r1 \* r2  
13 r2  $\leftarrow$  [fp+y]  
18 r1  $\leftarrow$  r1 \* r2  
19 r2  $\leftarrow$  [fp+z]  
24 r1  $\leftarrow$  r1 \* r2  
26 [fp+w]  $\leftarrow$  r1  
33 r1 can be used again

```
r1
               \leftarrow [fp+w]
     r2
               \leftarrow [fp+x]
3
     r3
               \leftarrow [fp+y]
               \leftarrow [fp+z]
     r4
5
    r5 \leftarrow 2
6
     r1 \leftarrow r1 * r5
8
     r1 \leftarrow r1 * r2
10 r1 \leftarrow r1 * r3
12 r1 \leftarrow r1 * r4
14
    [fp+w] \leftarrow r1
19
     r1 can be used again
```

#### The Scheduler

#### • Given:

- Code to schedule
- Resources available (FU and # of Reg)
- Latencies of instructions

#### • Goal:

- Correct code
- Better code [fewer cycles, less power, fewer registers, ...]
- Do it quickly

### **More Abstractly**

- Given a graph G = (V,E) where
  - nodes are operations
    - Each operation has an associated delay and type
  - edges between nodes represent dependencies
  - The number of resources of type t, R(t)
- A schedule assigns to each node a cycle number:
  - $-S(n) \geq 0$
  - $If (n,m) \in G, S(m) \ge S(n) + delay(n)$
  - $|\{ n \mid S(n) = x \text{ and type}(n) = t \}| <= R(t)$
- Goal is shortest length schedule, where length
  - $-L(S) = \max \text{ over } n, S(n) + \text{delay}(n)$

# **List Scheduling**

- Keep a list of available instructions, I.e.,
  - If we are at cycle k, then all predecessors, p, in graph have all been scheduled so that S(p)+delay(p) ≤ k
- Pick some instruction, n, from queue such that there are resources for type(n)
- Update available instructions and continue

It is all in how we pick instructions

#### **Lots of Heuristics**

- forward or backward
- choose instructions on critical path
- ASAP or ALAP
- Balanced paths
- depth in schedule graph

# **Delayed Load Scheduling**

- Aim: avoid pipeline hazards in load/store unit
  - load followed by use of target reg
  - store followed by load
- Simplifies in two ways
  - 1 cycle latency for load/store
  - includes all dependencies (WaW included)

### The algorithm


- Construct Scheduling dag
- Make srcs of dag candidates
- Pick a candidate
  - Choose an instruction with an interlock
  - Choose an instruction with a large number of successors
  - Choose with longest path to root
- Add newly available instruction to candidate list

# **Software Pipelining**

- Software pipelining is an IS technique that reorders the instructions in a loop.
  - Possibly moving instructions from one iteration to the previous or the next iteration.
  - Very large improvements in running time are possible.
- The first serious approach to software pipelining was presented by Aiken & Nicolau.
  - Impractical as it ignores resource hazards (focusing only on data-dependence constraints).
    - But sparked a large amount of follow-on research.

#### Goal of SP

 Increase distance between dependent operations by moving destination operation to a later iteration



# Can we decrease the latency?

#### Lets unroll

```
A: a \leftarrow Id[d]
```

B: 
$$b \leftarrow a * a$$

D: 
$$d \leftarrow d + 4$$

A1: 
$$a \leftarrow ld[d]$$

B1: 
$$b \leftarrow a * a$$

D1: 
$$d \leftarrow d + 4$$

#### Rename variables

```
A: a \leftarrow |d[d]
B: b \leftarrow a * a
C: st[d], b
D: d1 \leftarrow d + 4
A1: a1 \leftarrow |d[d1]
B1: b1 \leftarrow a1 * a1
C1: st[d1], b1
D1: d \leftarrow d1 + 4
```

A B C D A1 B1 C1 D1

#### **Schedule**

A:  $a \leftarrow Id[d]$ 

B:  $b \leftarrow a * a$ 

C: st [d], b


D:  $d1 \leftarrow d + 4$ 

A1:  $a1 \leftarrow ld[d1]$ 

B1:  $b1 \leftarrow a1 * a1$ 

C1: st [d1], b1

D1:  $d \leftarrow d1 + 4$ 



Α	В	С	D1	
D	A1	B1	C1	

#### **Unroll Some More**

A:  $a \leftarrow Id[d]$ 

B:  $b \leftarrow a * a$ 

C: st [d], b

D:  $d1 \leftarrow d + 4$ 

A1: a1  $\leftarrow$  ld [d1]

B1: b1  $\leftarrow$  a1 \* a1

C1: st [d1], b1


D1:  $d2 \leftarrow d1 + 4$ 

A2: a2  $\leftarrow$  ld [d2]

B2: b2  $\leftarrow$  a2 \* a2

C2: st [d2], b2

D2:  $d \leftarrow d2 + 4$ 



Α		В		С		D2	
D		A1		B1		C1	
	D1		A2		B2		C2

#### **Unroll Some More**

A:  $a \leftarrow Id[d]$ 

B:  $b \leftarrow a * a$ 

C: st [d], b

D:  $d1 \leftarrow d+4$ 

A1:  $a1 \leftarrow ld[d1]$ 

B1:  $b1 \leftarrow a1 * a1$ 

C1: st [d1], b1

D1:  $d2 \leftarrow d1 + 4$ 


A2:  $a2 \leftarrow Id[d2]$ 

B2:  $b2 \leftarrow a2 * a2$ 


C2: st [d2], b2

D2:  $d \leftarrow d2 + 4$ 


$A \rightarrow B \rightarrow C$		D (A1) (B1) (C1)	D1 (A2) (B2) (C2)/	D2 (A3 (B3
				(C3
C2			(D3)	
	<b>C3</b>			



#### **One More Time**



# Can Rearrange



### Rearrange

A:  $a \leftarrow Id [d]$ B:  $b \leftarrow a * a$ 

C: st [d], b

D:  $d1 \leftarrow d+4$ 

A1:  $a1 \leftarrow ld [d1]$ 

B1:  $b1 \leftarrow a1*a1$ 

C1: st [d1], b1

D1:  $d2 \leftarrow d1 + 4$ 

A2:  $a2 \leftarrow ld [d2]$ 

B2:  $b2 \leftarrow a2 * a2$ 

C2: st [d2], b2

В

**A1** 

**D1** 

C


**B1** 

**A2** 

D2

**A3** 

D2:  $d \leftarrow d2 + 4$ 



**C3** 

**B3** 

Α

D

# Rearrange

A:  $a \leftarrow Id[d]$ 

B:  $b \leftarrow a * a$ 

C: st [d], b

D:  $d1 \leftarrow d+4$ 

A1:  $a1 \leftarrow ld[d1]$ 

B1:  $b1 \leftarrow a1 * a1$ 

C1: st [d1], b1

D1:  $d2 \leftarrow d1 + 4$ 

A2:  $a2 \leftarrow ld [d2]$ 

B2:  $b2 \leftarrow a2 * a2$ 

C2: st [d2], b2

D2:  $d \leftarrow d2 + 4$ 

		A		D			
	_	(B)		(A1)	D1)		
	_	(c)		(B1)	(A2)	D2)	
	_			<u>C1</u>	(B2)	(A3)(E	<b>x</b> ): ::
<u>,                                    </u>					(C2)	<b>B3</b>	
3			1				

Α	В		С		D3		
D	A1		B1		C1		
	D1		A2		B2	C2	
			D2		A3	B3	C3

# SP Loop

```
ld [d]
        a \leftarrow
A:
B:
        \mathsf{b} \leftarrow
                   a * a
                                           Prolog
       d1 \leftarrow
                   d + 4
D:
                  ld [d1]
A1:
       a1 ←
D1:
                   d1 + 4
       d2 ←
```

C: st [d], b

B1:  $b1 \leftarrow a1*a1$ A2:  $a2 \leftarrow Id [d2]$ Body

A2:  $a2 \leftarrow Id [d2]$ D2:  $d \leftarrow d2 + 4$ 

B2:  $b2 \leftarrow a2 * a2$ 

C1: st [d1], b1

D3:  $d2 \leftarrow d1 + 4$ 


C2: st [d2], b2

Epilog

Α	В	C	С	С	D3	
D	A1	B1	B1	B1	C1	
	D1	A2	A2	A2	B2	C2
		D2	D2	D2		


#### Goal of SP

 Increase distance between dependent operations by moving destination operation to a




# **Example**

Assume operating on a infinite wide machine



# **Example**

Assume operating on a infinite wide machine



## Dealing with exit conditions


```
i=0
if (i \ge N) goto done
A_0
B_0
if (i+1 == N) goto last
i=1
A_1
if (i+2 == N) goto epilog
i=2
```

```
loop:
    B_{i-1}
    j++
    if (i < N) goto loop
epilog:
last:
done:
```

## Loop Unrolling V. SP

#### For SuperScalar

- Loop Unrolling reduces loop overhead
- Software Pipelining reduces fill/drain
- Best is if you combine them



#### Data Dependence in Loops

- Dependence can flow across iterations of the loop.
- Dependence information is annotated with iteration information.
- If dependence is across iterations it is loop carried otherwise loop independent.

```
for (i=0; i<n; i++) {
    A[i] = B[i];
    B[i+1] = A[i];
}</pre>
```

#### Data Dependence in Loops

- Dependence can flow across iterations of the loop.
- Dependence information is annotated with iteration information.
- If dependence is across iterations it is loop carried otherwise loop independent.

```
for (i=0; i<n; i++) {
\delta^{f} \text{ loop carried} \longrightarrow A[i] = B[i]; \longrightarrow B[i+1] = A[i]; \longrightarrow \delta^{f} \text{ loop independent}
```

### Unroll Loop to Find Dependencies

```
for (i=0; i<n; i++) {
\delta^{f} \text{ loop carried} \longrightarrow A[i] = B[i]; \longrightarrow B[i+1] = A[i]; \longrightarrow \delta^{f} \text{ loop independent}
```

Distance/Direction of the dependence is also important.

### **Iteration Space**

Every iteration generates a point in an n-dimensional space, where n is the depth of the loop nest.

#### **Distance Vector**

```
for (i=0; i<n; i++) {
    A[i] = B[i];
    B[i+1] = A[i];
     A[0] = B[0];
B[1] = A[0];
     A[1] = B[1];
B[2] = A[1];
i=1
     A[2] = B[2];
B[3] = A[2];
i=2
```

Distance vector is the difference between the target and source iterations.

$$d = I_t - I_s$$

Exactly the distance of the dependence, i.e.,

$$I_s + d = I_t$$


Perform *scalar replacement* to eliminate memory references where possible.

```
for i:=1 to N do
    a := j ⊕ V[i-1]
    b := a ⊕ f
    c := e ⊕ j
    d := f ⊕ c
    e := b ⊕ d
    f := U[i]
g: V[i] := b
h: W[i] := d
    j := X[i]
```

```
for i:=1 to N do
    a := j ⊕ b
    b := a ⊕ f
    c := e ⊕ j
    d := f ⊕ c
    e := b ⊕ d
    f := U[i]
g: V[i] := b
h: W[i] := d
    j := X[i]
```


Unroll the loop and compute the data-dependence graph (DDG).

#### DDG for rolled loop:




## Aiken/Nicolau Scheduling Step 2, cont'd


#### DDG for unrolled loop:



Build a tableau of iteration number vs cycle time.



Find repeating patterns of instructions.




#### "Coalesce" the slopes.

		iteration								
		1 2 3 4 5 6								
cycle	1	acfj-fj-fj-fj-fj								
	2	bd								
	3	egh a								
	4	cjò dg a								
	5	dg `a								
	6	eh\b\								
	7	cg a								
	8	cg a d', b',								
	9	eh\g`a								
	10	c b`. d', g a								
	11	d' <sub>\</sub> g `a								
	12	eh\ b								
	13	e g								
	14	đ								
	<b>15</b>	eh								

		iteration									
		1	2	3	4		5	6			
cycle	1	acf	j								
	2	bd		fj							
	3	egh		a							
	4			cb		f	j				
	5			dg		a					
	6			eh		b		fj			
	6 7 8					C	g	a			
						d		b			
	9					el	h	g	fj		
	10							C	a		
	11							d	b		
	12							eh	g		
	13								C		
	14								d		
	15								eh		

Find the loop body and "reroll" the loop.



#### Generate code.

(Assume VLIW-like machine for this example. The instructions on each line should be issued in parallel.)

```
a1 := j0 \oplus b0 c1 := e0 \oplus j0 f1 := U[1] j1 := X[1]
     b1 := a1 \oplus f0 d1 := f0 \oplus c1 f2 := U[2] j2 := X[2]
     e1 := b1 \oplus d1 V[1] := b1 W[1] := d1 a2 := j1 \oplus b1
     c2 := e1 \oplus j1 b2 := a2 \oplus f1 f3 := U[3] j3 := X[3]
     d2 := f1 \oplus c2 \quad V[2] := b2 \quad a3 := j2 \oplus b2
     e2 := b2 \oplus d2 W[2] := d2 b3 := a3 \oplus f2 f4 := U[4] j4 := X[4]
     c3 := e2 \oplus j2 V[3] := b3 a4 := j3 \oplus b3 i := 3
L:
     \mathbf{d_i} \; := \; \mathbf{f_{i-1}} \; \oplus \; \mathbf{c_i} \qquad \mathbf{b_{i+1}} \; := \; \mathbf{a_i} \; \oplus \; \mathbf{f_i}
     \mathbf{e_i} \; := \; \mathbf{b_i} \; \oplus \; \mathbf{d_i} \qquad \; \mathbf{W[i]} \; := \; \mathbf{d_i} \qquad \quad \mathbf{V[i+1]} \; := \; \mathbf{b_{i+1}} \quad \mathbf{f_{i+2}} \; := \; \mathbf{U[I+2]} \quad \, \mathbf{j_{i+2}} \; := \; \mathbf{X[i+2]}
     c_{i+1} := e_i \oplus j_i a_{i+2} := j_{i+1} \oplus b_{i+1} i := i+1 if i<N-2 goto L
     \mathbf{d}_{N-1} := \mathbf{f}_{N-2} \oplus \mathbf{c}_{N-1} \mathbf{b}_{N} := \mathbf{a}_{N} \oplus \mathbf{f}_{N-1}
     {\bf e}_{{\tt N}-1} \; := \; {\bf b}_{{\tt N}-1} \; \oplus \; {\bf d}_{{\tt N}-1} \; \; {\tt W[N-1]} \; \; := \; {\bf d}_{{\tt N}-1} \qquad {\tt v[N]} \; \; := \; {\bf b}_{{\tt N}}
     c_{N} := e_{N-1} \oplus j_{N-1}
     \mathbf{d}_{\mathbf{N}} := \mathbf{f}_{\mathbf{N}-1} + \mathbf{c}_{\mathbf{N}}
     \mathbf{e}_{_{N}} \; := \; \mathbf{b}_{_{N}} \; \oplus \; \mathbf{d}_{_{N}} \qquad \quad \mathbf{w} \, [\, \mathbf{N} \, ] \; \; := \; \mathbf{d}_{_{N}}
```

• Since several versions of a variable (e.g.,  $j_i$  and  $j_{i+1}$ ) might be live simultaneously, we need to add new temps and moves

```
a1 := j0 \oplus b0 c1 := e0 \oplus j0 f1 := U[1] j1 := X[1]
     b1 := a1 \oplus f0 d1 := f0 \oplus c1 f2 := U[2] j2 := X[2]
     e1 := b1 \oplus d1 V[1] := b1 W[1] := d1 a2 := j1 \oplus b1
     c2 := e1 \oplus j1 b2 := a2 \oplus f1 f3 := U[3] j3 := X[3]
     d2 := f1 \oplus c2 \quad V[2] := b2 \quad a3 := j2 \oplus b2
     e2 := b2 \oplus d2 W[2] := d2 b3 := a3 \oplus f2 f4 := U[4] j4 := X[4]
     c3 := e2 \oplus j2 V[3] := b3 a4 := j3 \oplus b3 i := 3
L:
     d_i := f_{i-1} \oplus c_i \qquad b_{i+1} := a_i \oplus f_i
     \mathbf{e_i} \; := \; \mathbf{b_i} \; \oplus \; \mathbf{d_i} \qquad \qquad \mathbf{W[i]} \; := \; \mathbf{d_i} \qquad \qquad \mathbf{V[i+1]} \; := \; \mathbf{b_{i+1}} \quad \mathbf{f_{i+2}} \; := \; \mathbf{U[I+2]} \quad \; \mathbf{j_{i+2}} \; := \; \mathbf{X[i+2]}
     c_{i+1} := e_i \oplus j_i a_{i+2} := j_{i+1} \oplus b_{i+1} i := i+1 if i<N-2 goto L
     \mathbf{d}_{N-1} := \mathbf{f}_{N-2} \oplus \mathbf{c}_{N-1} \mathbf{b}_{N} := \mathbf{a}_{N} \oplus \mathbf{f}_{N-1}
     \mathbf{e}_{_{N-1}} \; := \; \mathbf{b}_{_{N-1}} \; \oplus \; \mathbf{d}_{_{N-1}} \; \; \mathbf{W[N-1]} \; \; := \; \mathbf{d}_{_{N-1}} \qquad \mathbf{v[N]} \; \; := \; \mathbf{b}_{_{N}}
     c_{N} := e_{N-1} \oplus j_{N-1}
     \mathbf{d}_{\mathbf{N}} := \mathbf{f}_{\mathbf{N}-1} + \mathbf{c}_{\mathbf{N}}
     \mathbf{e}_{\scriptscriptstyle N} \; := \; \mathbf{b}_{\scriptscriptstyle N} \; \oplus \; \mathbf{d}_{\scriptscriptstyle N} \qquad \quad \mathbf{w} \, [\, \mathbf{N} \, ] \; := \; \mathbf{d}_{\scriptscriptstyle N}
```

• Since several versions of a variable (e.g.,  $j_i$  and  $j_{i+1}$ ) might be live simultaneously, we need to add new temps and moves

```
a1 := j0 \oplus b0 c1 := e0 \oplus j0 f1 := U[1] j1 := X[1]
     b1 := a1 \oplus f0 d1 := f0 \oplus c1 f'' := U[2] j2 := X[2]
     e1 := b1 \oplus d1   V[1] := b1   W[1] := d1   a2 := j1 \oplus b1
     c2 := e1 \oplus j1 b2 := a2 \oplus f1 f' := U[3] j' := X[3]
     d2 := f1 \oplus c2 \quad V[2] := b2 \quad a3 := j2 \oplus b2
     e2 := b2 \oplus d2 W[2] := d2 b3 := a3 \oplus f'' f4 := U[4] j4 := X[4]
     c3 := e2 \oplus j2 V[3] := b3 a4 := j' \oplus b3 i := 3
L:
     d_i := f'' \oplus c_i \qquad b_{i+1} := a' \oplus f' \qquad b' := b; \ a' = a; \ f'' = f'; \ f' = f; \ j'' = j'; \ j' = j
     e_i := b' \oplus d_i \quad W[i] := d_i \quad V[i+1] := b_{i+1} \quad f_{i+2} := U[I+2] \quad j_{i+2} := X[i+2]
     c_{i+1} := e_i \oplus j' a_{i+2} := j'' \oplus b_{i+1} i := i+1 if i<N-2 goto L
     \mathbf{d}_{N-1} := \mathbf{f}_{N-2} \oplus \mathbf{c}_{N-1} \mathbf{b}_{N} := \mathbf{a}_{N} \oplus \mathbf{f}_{N-1}
     \mathbf{e}_{{\scriptscriptstyle N-1}} \; := \; \mathbf{b}_{{\scriptscriptstyle N-1}} \; \oplus \; \mathbf{d}_{{\scriptscriptstyle N-1}} \; \, \mathbf{W\,[N-1]} \; := \; \mathbf{d}_{{\scriptscriptstyle N-1}} \qquad \mathbf{v\,[N]} \; := \; \mathbf{b}_{{\scriptscriptstyle N}}
     c_{N} := e_{N-1} \oplus j_{N-1}
     \mathbf{d}_{\mathbf{N}} := \mathbf{f}_{\mathbf{N}-1} + \mathbf{c}_{\mathbf{N}}
     \mathbf{e}_{\scriptscriptstyle N} \; := \; \mathbf{b}_{\scriptscriptstyle N} \; \oplus \; \mathbf{d}_{\scriptscriptstyle N} \qquad \quad \mathbf{w} \, [\, \mathbf{N} \, ] \; := \; \mathbf{d}_{\scriptscriptstyle N}
```

## Scalar Replacement

- Replaces subscripted array references with scalars.
- AKA: register pipelining
- Benefits:
  - Reduces memory traffic
  - Register allocation made possible
  - Easier to software pipeline

## **Example: MM**

```
for (i=0; i<N; i++)
  for (j=0; j<N; j++)
   for (k=0; k<N; k++)
      C[i][j] = C[i][j] + A[i][k]*B[k][j];</pre>
```

- replace C[][] with scalar in inner loop.
- Reduces memory references by 2(N³-N²)

```
for (i=0; i<N; i++)
  for (j=0; j<N; j++) {
    sum = c[i][j];
    for (k=0; k<N; k++)
        sum = sum + A[i][k]*B[k][j];
    c[i][j] = sum;
}</pre>
```

### Scalar Replacement data structures

- Lets consider loops without conditionals
- Define the period of a loop carried dependence for edge e, p(e), as the CONSTANT number of iterations between the references at tail and head.
  - (If not constant we can't do it).
- Build a partial dependence graph including
  - flow (R after W) and
  - input dependencies (R after R)
  - And the dependencies
  - have a constant period
  - are:
    - loop independent or
    - carried by innermost loop

## Scalar Replacement Alg

 For a period of p(e) cycles, use p(e)+1 temporaries

$$t_0$$
 to  $t_{p(e)}$ 

- In body of loop:
  - Replace A[i] with t<sub>0</sub>
  - Replace A[i+j] with t<sub>j</sub>
- At end of innermost loop body add assignments

$$t_{p(e)} = t_{p(e)-1}; ...; t_1 <- t_0$$

Init temps by peeling off p(e) iterations

### **Example: MM**

- replace C[][] with scalar in inner loop.
- Reduces memory references by 2(N³-N²)

```
for (i=0; i<N; i++)
  for (j=0; j<N; j++) {
    sum = c[i][j];
    for (k=0; k<N; k++)
        sum = sum + A[i][k]*B[k][j];
    c[i][j] = sum;
}</pre>
```

## Scalar Replacement: Loop Body

```
for (i=0; i<n; i++) {
    b[i+1] = b[i] + f
    a[i] = 2 * b[i] + c[i]    p=<0,1>
```

- We need two temporaries: t0, t1
- Replace b[i] with t0 and b[i+1] with t1
- Insert copies at bottom of loop

```
for (i=0; i<n; i++) {
   t1 = t0 + f
   b[i+1] = t1
   a[i] = 2 * t0 + c[i]
   t0 = t1
}</pre>
```

## Scalar Replacement: Init

```
for (i=0; i<n; i++) {
   t1 = t0 + f
   b[i+1] = t1
   a[i] = 2 * t0 + c[i]
   t0 = t1
}</pre>
```

2) after replacement

if

```
b[1] = b[0] + f
a[0] = 2 * b[0] + c[0]
```


1) Peel of p(e) iterations of loop

3) If we aren't sure of trip count

```
if (n>=0) {
   t0 = b[0]
   t1 = t0 + f
   b[1] = t1
   a[0] = 2 * t0 + c[0]
}
```

#### **Finished**

```
for (i=0; i<n; i++) {
   b[i+1] = b[i] + f
   a[i] = 2 * b[i] + c[i]
}</pre>
```



```
if (n>=0) {
   t0 = b[0]
   t1 = t0 + f
  b[1] = t1
   a[0] = 2 * t0 + c[0]
for (i=1; i<n; i++) {
   t1 = t0 + f
  b[i+1] = t1
   a[i] = 2 * t0 + c[i]
   t0 = t1
```

#### **Back to SP**


- AN88 did not deal with resource constraints.
- Modulo Scheduling is a SP algorithm that does.
- It schedules the loop based on
  - resource constraints
  - precedence constraints

#### **Resource Constraints**

- Minimally indivisible sequences, i and j, can execute together if combined resources in a step do not exceed available resources.
- R(i) is a resource configuration vector
   R(i) is the number of units of resource i
- r(i) is a resource usage vector s.t.
   0 ≤ r(i) ≤ R(i)
- Each node in G has an associated r(i)


#### **Precedence Constraints**

- Data Dependence + Latency of the functional unit being used
- The precedence constraint between two nodes, u and v, is the minimal delay between starting u and v in the schedule.




## **Software Pipelining Goal**

- Find the same schedule for each iteration.
- Stagger by iteration initiation interval, s
- Goal: minimize s.



#### **Modulo Resource Constraints**

 Combine the resource constraints of instructions at steps i,i+s,i+2s,i+3s, etc.



#### **Precedence Constraints**

- Constraint becomes a tuple: <p,d>
  - p is the minimum iteration delay (or the loop carried dependence distance)
  - d is the delay
- For an edge,  $u \rightarrow v$ , we must have  $\sigma(v) \sigma(u) \ge d(u,v) s*p(u,v)$
- p ≥ 0
- If data dependence is loop
  - independent p=0
  - loop-carried p>0


### **Iterative Approach**

- minimum s that satisfies the constraints is NP-Complete.
- Heuristic:
  - Find lower and upper bounds for S
  - foreach s from lower to upper bound
    - Schedule graph.
    - If succeed, done
    - Otherwise try again

#### **Lower Bounds**

Resource Constraints: S<sub>R</sub>
 maximum over all resources of # of uses divided by # available







What is lower bound. Is it tight?

Precedence Constraints: S<sub>E</sub>
 max over all cycles: d(c)/p(c)

## Acyclic Example







Lower Bound:  $S_R=2$ 

Upper Bound: 5

#### Lower Bound on s

- Assume 1 ALU and 1 MU
- Assume latency Op or load is 1 cycle





Resources => 5 cycles

Dependencies => 3 cycles

#### Scheduling data structures

To schedule for initiation interval s:

- Create a resource table with s rows and R columns
- Create a vector, σ, of length N for n instructions in the loop
  - $-\sigma[n]$  = the time at which n is scheduled or NONE
- Prioritize instructions by some heuristic
  - critical path
  - resource critical

### **Scheduling algorithm**

pick an instruction, n

sp(x,n)

- Calculate earliest time due to dependence constraints
   For all x=pred(n), earliest = max(earliest, σ(x)+d(x,n)-
- try and schedule n from earliest to earliest+s-1 s.t. resource constraints are obeyed.
- If we fail, then this schedule is faulty

## Scheduling algorithm – cont.


- We now schedule n at earliest, I.e.,  $\sigma(n) =$  earliest
- Fix up schedule
  - Successors, x, of n must be scheduled s.t.  $\sigma(x) >= \sigma(n) + d(n,x) sp(n,x)$ , otherwise they are removed.
  - All schedule instructions (except n) that have data dependence conflicts are removed.
- repeat this some number of times until either
  - succeed, then register allocate
  - fail, then increase s

15-411/611

### **Example**

```
for i:=1 to N do
    a := j ⊕ b
    b := a ⊕ f
    c := e ⊕ j
    d := f ⊕ c
    e := b ⊕ d
    f := U[i]
g: V[i] := b
h: W[i] := d
    j := X[i]
```


Priorities: ?



### **Example**

for i:=1 to N do
 a := j ⊕ b
 b := a ⊕ f
 c := e ⊕ j
 d := f ⊕ c
 e := b ⊕ d
 f := U[i]
g: V[i] := b
h: W[i] := d
 j := X[i]

Priorities: c,d,e,a,b,f,j,g,h



a := j ⊕ b

s=5

 $b := a \oplus f$ 

c := e ⊕ j

 $d := f \oplus c$ 

 $e := b \oplus d$ 


f := U[i]

g: V[i] := b

h: W[i] := d

j := X[i]

Priorities: c,d,e,a,b,f,j,g,h



ALU	MU

instr	σ
а	
b	
С	
d	
е	
f	
g	
h	
j	

a := j ⊕ b

s=5

 $b := a \oplus f$ 

c := e ⊕ j

 $d := f \oplus c$ 

 $e := b \oplus d$ 


f := U[i]

g: V[i] := b

h: W[i] := d

j := X[i]

Priorities: a,b,f,j,g,h



ALU	MU
С	
d	
е	

instr	σ
а	
b	
С	0
d	1
е	2
f	
g	
h	
j	

a := j ⊕ b

s=5

 $b := a \oplus f$ 

c := e ⊕ j

 $d := f \oplus c$ 

 $e := b \oplus d$ 


f := U[i]

g: V[i] := b

h: W[i] := d

j := X[i]

Priorities: b,f,j,g,h



ALU	MU
С	
d	
е	
а	

instr	σ
а	3
b	
С	0
d	1
е	2
f	
g	
h	
j	

a := j ⊕ b

s=5

 $b := a \oplus f$ 

c := e ⊕ j

 $d := f \oplus c$ 

 $e := b \oplus d$ 


f := U[i]

g: V[i] := b

h: W[i] := d

j := X[i]

Priorities: b,f,j,g,h



ALU	MU
С	
d	
е	
а	
b	

instr	σ
а	3
b	4
С	0
d	1
е	2
f	
g	
h	
j	

a := j ⊕ b

 $b := a \oplus f$ 

c := e ⊕ j

 $d := f \oplus c$ 

 $e := b \oplus d$ 


f := U[i]

g: V[i] := b

h: W[i] := d

j := X[i]

Priorities: e,f,j,g,h



C	_	5
5	_	J

ALU	MU
С	
d	
а	
b	

instr	σ
а	3
b	4
С	0
d	1
е	
f	
g	
h	
j	

b causes b->e edge violation

a := j ⊕ b

 $b := a \oplus f$ 

c := e ⊕ j

 $d := f \oplus c$ 

 $e := b \oplus d$ 


f := U[i]

g: V[i] := b

h: W[i] := d

j := X[i]

Priorities: e,f,j,g,h



S	=	5
ာ	_	J

ALU	MU
С	
d	
е	
а	
b	

instr	σ
а	3
b	4
С	0
d	1
е	7
f	
g	
h	
j	

e causes e->c edge violation

a := j ⊕ b

s=5

 $b := a \oplus f$ 

c := e ⊕ j

 $d := f \oplus c$ 

 $e := b \oplus d$ 


f := U[i]

g: V[i] := b

h: W[i] := d

j := X[i]

#### Priorities: f,j,g,h



ALU	MU
С	f
d	
е	
а	
b	

instr	σ
а	3
b	4
С	5
d	6
е	7
f	0
g	
h	
j	

a := j ⊕ b

s=5

 $b := a \oplus f$ 

c := e ⊕ j

 $d := f \oplus c$ 

 $e := b \oplus d$ 


f := U[i]

g: V[i] := b

h: W[i] := d

j := X[i]

#### Priorities:j,g,h



ALU	MU
С	f
d	j
е	
а	
b	

instr	σ
а	3
b	4
С	5
d	6
е	7
f	0
g	
h	
j	1

a := j ⊕ b

s=5

 $b := a \oplus f$ 

c := e ⊕ j

 $d := f \oplus c$ 

 $e := b \oplus d$ 


f := U[i]

g: V[i] := b

h: W[i] := d

j := X[i]

#### Priorities:g,h



ALU	MU
С	f
d	j
е	g
а	h
b	

instr	σ
а	3
b	4
С	5
d	6
е	7
f	0
g	7
h	8
j	1

# **Creating the Loop**

- Create the body from the schedule.
- Determine which iteration an instruction falls into
  - Mark its sources and dest as belonging to that iteration.
  - Add Moves to update registers
- Prolog fills in gaps at beginning
  - For each move we will have an instruction in prolog, and we fill in dependent instructions
- Epilog fills in gaps at end

instr	σ
а	3
b	4
С	5
d	6
е	7
f	0
g	7
h	8
j	1

### **Conditionals**

- What about internal control structure, I.e., conditionals
- Three approaches
  - Schedule both sides and use conditional moves
  - Schedule each side, then make the body of the conditional a macro op with appropriate resource vector
  - Trace schedule the loop

### What to take away

- Dependence analysis is very important
- Software pipelining is cool
- Registers are a key resource