
GPU Optimization

Topics

- Threading Details
 - Wavefronts and warps
 - Thread scheduling for both AMD and NVIDIA
 GPUs
 - Predication
- Optimziation
 - Thread mapping
 - Device occupancy
 - Vectorization


Work Groups to HW Threads

- OpenCL kernels are structured into work groups that map to device compute units
- Compute units on GPUs consist of SIMT processing elements
- Work groups automatically get broken down into hardware schedulable groups of threads for the SIMT hardware
 - This "schedulable unit" is known as a warp (NVIDIA) or a wavefront (AMD)



Work-Item Scheduling

- Hardware creates wavefronts by grouping threads of a work group
 - Along the X dimension first
- All threads in a wavefront execute the same instruction
 - Threads within a wavefront move in lockstep
- Threads have their own register state and are free to execute different control paths
 - Thread masking used by HW
 - Predication can be set by compiler




Grouping of work-group into wavefronts

Wavefront Scheduling - AMD


- Wavefront size is 64 threads
 - Each thread executes a 5 way VLIW instruction issued by the common issue unit
- A Stream Core (SC) executes one VLIW instruction
 - 16 stream cores execute 16 VLIW instructions on each cycle
- A quarter wavefront is executed on each cycle, the entire wavefront is executed in four consecutive cycles

SIMD Engine



Warp Scheduling - Nvidia

- Work groups are divided into 32-thread warps which are scheduled by a SM
- On Nvidia GPUs half warps are issued each time and they interleave their execution through the pipeline
- The number of warps available for scheduling is dependent on the resources used by each block
- Similar to wavefronts in AMD hardware except for size differences



Divergent Control Flow

- Instructions are issued in lockstep in a wavefront /warp for both AMD and Nvidia
- However each work item can execute a different path from other threads in the wavefront
- If work items within a wavefront go on divergent paths of flow control, the invalid paths of a workitems are masked by hardware
- Branching should be limited to a wavefront granularity to prevent issuing of wasted instructions

Predication and Control Flow

- How do we handle threads going down different execution paths when the same instruction is issued to all the work-items in a wavefront?
- Predication is a method for mitigating the costs associated with conditional branches
 - Beneficial in case of branches to short sections of code
 - Based on fact that executing an instruction and squashing its result may be as efficient as executing a conditional
 - Compilers may replace "switch" or "if then else" statements by using branch predication

Predication for GPUs

- Predicate is a condition code that is set to true or false based on a conditional
- Both cases of conditional flow get scheduled for execution
 - Instructions with a true predicate are committed
 - Instructions with a false predicate do not write results or read operands
- Benefits performance only for very short conditionals

```
Predicate = True for threads 0,2,4....

Predicate = False for threads 1,3,5....
```

Predicates switched for the else condition

Divergent Control Flow


- <u>Case 1:</u> All odd threads will execute if conditional while all even threads execute the else conditional. The if and else block need to be issued for each wavefront
- <u>Case 2:</u> All threads of the first wavefront will execute the if case while
 other wavefronts will execute the else case. In this case only one out of if
 or else is issued for each wavefront


```
Conditional – With divergence
```

Conditional – No divergence

Effect of Predication on Performance


Time for Do_Some_Work = t_1 (if case) Time for Do_Other _Work = t_2 (else case)




if(tid %2 == 0)

Do_Some_Work()

Green colored threads have valid results



Squash invalid results, invert mask




Do_Other _Work()

Green colored threads have valid results



Squash invalid results



Total Time taken =
$$t_{start} + t_1 + t_2$$

Pitfalls of using Wavefronts

- OpenCL specification does not address warps/wavefronts or provide a means to query their size across platforms
 - AMD GPUs (5870) have 64 threads per wavefront while NVIDIA has 32 threads per warp
 - NVIDIA's OpenCL extensions (discussed later) return warp size only for Nvidia hardware
- Maintaining performance and correctness across devices becomes harder
 - Code hardwired to 32 threads per warp when run on AMD hardware 64 threads will waste execution resources
 - Code hardwired to 64 threads per warp when run on Nvidia hardware can lead to races and affects the local memory budget
 - We have only discussed GPUs, the Cell doesn't have wavefronts
- Maintaining portability assign warp size at JIT time
 - $oldsymbol{\mathsf{-}}$ Check if running AMD / Nvidia and add a <code>-DWARP_SIZE</code> Size to build command

Topics

- Threading Details
 - Wavefronts and warps
 - Thread scheduling for both AMD and NVIDIA
 GPUs
 - Predication
- Optimziation
 - Thread mapping
 - Device occupancy
 - Vectorization

- Thread mapping determines which threads will access which data
 - Proper mappings can align with hardware and provide large performance benefits
 - Improper mappings can be disastrous to performance

- By using different mappings, the same thread can be assigned to access different data elements
 - The examples below show three different possible mappings of threads to data (assuming the thread id is used to access an element)

int group size = get local size(0) * get local size(1); int tid = get group id(1) * get num groups(0) * group size + get group id(0) * group size + get local id(1) * get local size(0) + get local id(0)

Consider a serial matrix multiplication algorithm

```
for(i1=0; i1 < M; i1++)

for(i2=0; i2 < N; i2++)

for(i3=0; i3 < P; i3++)

C[i1][i2] += A[i1][i3]*B[i3][i2];
```

- This algorithm is suited for output data decomposition
 - We will create NM threads
 - Effectively removing the outer two loops
 - Each thread will perform P calculations
 - The inner loop will remain as part of the kernel
- Should the index space be MxN or NxM?

 Thread mapping 1: with an MxN index space, the kernel would be:


```
int tx = get_global_id(0);
int ty = get_global_id(1);
for(i3=0; i3<P; i3++)
    C[tx][ty] += A[tx][i3]*B[i3][ty];</pre>
```

 Thread mapping 2: with an NxM index space, the kernel would be:

```
int tx = get_global_id (0);
int ty = get_global_id (1);
for(i3=0; i3<P; i3++)
    C[ty][tx] += A[ty][i3]*B[i3][tx];</pre>
```

 Both mappings produce functionally equivalent versions of the program

 the execution of the two thread mappings on NVIDIA GeForce 285 and 8800 GPUs



Notice that mapping 2 is far superior in performance for both GPUs

Why?

- Due to data accesses on the global memory bus
 - Assuming row-major data, data in a row (i.e., elements in adjacent columns) are stored sequentially in memory
 - To ensure coalesced accesses, consecutive threads in the same wavefront should be mapped to columns (the second dimension) of the matrices
 - This will give coalesced accesses in Matrices B and C
 - For Matrix A, the iterator i3 determines the access pattern for row-major data, so thread mapping does not affect it

- In mapping 1, consecutive threads (tx) are mapped to different rows of Matrix C, and non-consecutive threads (ty) are mapped to columns of Matrix B
 - The mapping causes inefficient memory accesses

```
int tx = get_global_id(0);
int ty = get_global_id(1);
for(i3=0; i3<P; i3++)
        C[tx][ty] += A[tx][i3]*B[i3][ty];</pre>
```

- In mapping 2, consecutive threads (tx) are mapped to consecutive elements in Matrices B and C
 - Accesses to both of these matrices will be coalesced
 - Degree of coalescence depends on the workgroup and data sizes

```
int tx = get_global_id (0);
int ty = get_global_id (1);
for(i3=0; i3<P; i3++)
    C[ty][tx] += A[ty][i3]*B[i3][tx];</pre>
```

- In general, threads can be created and mapped to any data element by manipulating the values returned by the thread identifier functions
- The following matrix transpose example will show how thread IDs can be modified to achieve efficient memory accesses


Matrix Transpose

- A matrix transpose is a straightforward technique
 - Out(x,y) = In(y,x)
- No matter which thread mapping is chosen, one operation (read/write) will produce coalesced accesses while the other (write/read) produces uncoalesced accesses
 - Note that data must be read to a temporary location (such as a register) before being written to a new location




Matrix Transpose

- If local memory is used to buffer the data between reading and writing, we can rearrange the thread mapping to provide coalesced accesses in both directions
 - Note that the work group must be square



Matrix Transpose

- The following figure shows a performance comparison of the two transpose kernels for matrices of size NxM on an AMD 5870 GPU
 - "Optimized" uses local memory and thread remapping



Occupancy

- On current GPUs, work groups get mapped to compute units
 - When a work group is mapped to a compute unit, it cannot be swapped off until all of its threads complete their execution
- If there are enough resources available, multiple work groups can be mapped to the same compute unit at the same time
 - Wavefronts from another work group can be swapped in to hide latency
- Resources are fixed per compute unit (number of registers, local memory size, maximum number of threads)
- The term occupancy is used to describe how well the resources of the compute unit are being utilized

Occupancy – Registers

- The availability of registers is one of the major limiting factor for larger kernels
- The maximum number of registers required by a kernel must be available for all threads of a workgroup
 - Example: Consider a GPU with 16384 registers per compute unit running a kernel that requires 35 registers per thread
 - Each compute unit can execute at most ____ threads
 - This affects the choice of workgroup size
 - A workgroup of 512 is possible/not possible?
 - A workgroup of 256 is ????
 - A workgroups of 128 is ???

Occupancy – Registers

- Consider another example:
 - A GPU has 16384 registers per compute unit
 - The work group size of a kernel is fixed at 256 threads
 - The kernel currently requires 17 registers per thread
- Given the information, each work group requires 4352 registers
 - This allows for 3 active work groups if registers are the only limiting factor
- If the code can be restructured to only use 16 registers, then 4 active work groups would be possible

Occupancy – Local Memory

- GPUs have a limited amount of local memory on each compute unit
 - 32KB of local memory on AMD GPUs
 - 32-48KB of local memory on NVIDIA GPUs
- Local memory limits the number of active work groups per compute unit
- Depending on the kernel, the data per workgroup may be fixed regardless of number of threads (e.g., histograms), or may vary based on the number of threads (e.g., matrix multiplication, convolution)

Occupancy – Threads

- GPUs have hardware limitations on the maximum number of threads per work group
 - 256 threads per WG on AMD GPUs
 - 512 threads per WG on NVIDIA GPUs
- NVIDIA GPUs have per-compute-unit limits on the number of active threads and work groups (depending on the GPU model)
 - 768 or 1024 threads per compute unit
 - 8 or 16 warps per compute unit
- AMD GPUs have GPU-wide limits on the number of wavefronts
 - 496 wavefronts on the 5870 GPU (~25 wavefronts or ~1600 threads per compute unit)

Occupancy – Limiting Factors


- The minimum of these three factors is what limits the active number of threads (or occupancy) of a compute unit
- The interactions between the factors are complex
 - The limiting factor may have either thread or wavefront granularity
 - Changing work group size may affect register or shared memory usage
 - Reducing any factor (such as register usage) slightly may have allow another work group to be active
- The CUDA occupancy calculator from NVIDIA plots these factors visually allowing the tradeoffs to be visualized

CUDA Occupancy Calculator


- CUDA occupancy calculator:
- 1. Enter hardware model and kernel requirements

1.) Select Compute Capability (click):	2.0
2.) Enter your resource usage:	
Threads Per Block	256
Registers Per Thread	8
Shared Memory Per Block (bytes)	1024

3. Graphs are shown to visualize limiting factors




2. Resource usage and limiting factors are displayed



http://developer.download.nvidia.com/compute/cuda/CUDA Occupancy calculator.xls

Vectorization

- On AMD GPUs, each processing element executes a 5-way VLIW instruction
 - 5 scalar operations or
 - 4 scalar operations + 1 transcendental operation




Vectorization

- Vectorization allows a single thread to perform multiple operations at once
- Explicit vectorization is achieved by using vector datatypes (such as float4) in the source program
 - When a number is appended to a datatype, the datatype becomes an array of that length
 - Operations can be performed on vector datatypes just like regular datatypes
 - Each ALU will operate on different element of the float4 data

Vectorization

- Vectorization improves memory performance on AMD GPUs
 - The AMD Accelerated Parallel Processing
 OpenCL Programming Guide compares float
 to float4 memory bandwidth



Summary

- Although writing a simple OpenCL program is relatively easy, optimizing code can be very difficult
 - Improperly mapping loop iterations to OpenCL threads can significantly degrade performance
- When creating work groups, hardware limitations (number of registers, size of local memory, etc.) need to be considered
 - Work groups must be sized appropriately to maximize the number of active threads and properly hide latencies
- Vectorization is an important optimization for AMD GPU hardware
 - Though not covered here, vectorization may also help performance when targeting CPUs