ECE408 / CS483/CSE408 Spring 2020

Applied Parallel Programming


Lecture 21: Data Transfer and CUDA Streams (Task Parallelism)

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign

1

Serialized Data Transfer and GPU computation

• So far, the way we use cudaMemcpy serializes data transfer and GPU computation



Objective

To learn more advanced features of the CUDA APIs for data transfer and kernel launch

- Task parallelism for overlapping data transfer with kernel computation
- CUDA streams

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign

2

Device Overlap

- Most CUDA devices support device overlap
 - Simultaneously execute a kernel while performing a copy between device and host memory

int dev_count; cudaDeviceProp prop;


cudaGetDeviceCount(&dev_count);
for (int i = 0; i < dev_count; i++) {
 cudaGetDeviceProperties(&prop, i);</pre>

if (prop.deviceOverlap) ...


© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaig

3

.



5





Using CUDA Streams and Asynchronous Memcpy

- CUDA supports parallel execution of kernels and cudaMemcpy with **streams**
- Each stream is a queue of operations (kernel launches and cudaMemcpy's)
- Operations (tasks) in different streams
 - can execute in parallel
 - a version of task parallelism

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign

6





9

```
A Simple Multi-Stream Host Code
                          (Cont.)
for (int i=0; i<n; i+=SegSize*2) {
cudaMemcpyAsync(d A0, h A+i, SegSize*sizeof(float),.., stream0);
cudaMemcpyAsync(d B0, h B+i, SegSize*sizeof(float),.., stream0);
 vecAdd<<<SegSize/256, 256, 0, stream0)(d A0, d B0, ...);
 cudaMemcpyAsync(h C+i, d C0, SegSize*sizeof(float),.., stream0);
cudaMemcpyAsync(d_A1, h_A+i+SegSize;
                                   SegSize*sizeof(float),.., stream1);
 cudaMemcpyAsync(d B1, h B+i+SegSize;
                                   SegSize*sizeof(float),.., stream1);
 vecAdd<<<SegSize/256, 256, 0, stream1>>>(d A1, d B1, ...);
cudaMemcpyAsync(h C+i+SegSize, d C1,
                                   SegSize*sizeof(float),.., stream1);
© David Kirk/NVIDIA and Wen-mei W. Hwu. 2007-2018
 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign
```


```
A Simple Multi-Stream Host Code


cudaStream_t stream0, stream1;
cudaStreamCreate( &stream0);
cudaStreamCreate( &stream1);
float *d_A0, *d_B0, *d_C0; // device memory for stream 0
float *d_A1, *d_B1, *d_C1; // device memory for stream 1


/// cudaMalloc for d_A0, d_B0, d_C0, d_A1, d_B1, d_C1 go here

for (int i=0; i<n; i+=SegSize*2) {
    cudaMemcpyAsync(d_A0, h_A+i, SegSize*sizeof(float),..., stream0);
    cudaMemcpyAsync(d_B0, h_B+I, SegSize*sizeof(float),..., stream0);
    vecAdd<<<SegSize/256, 256, 0, stream0);
    cudaMemcpyAsync(h_C+i, d_C+0, SegSize*sizeof(float),..., stream0);

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018
ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign
```









A Better Multi-Stream Host Code for (int i=0; i< n; $i+=\operatorname{SegSize}^{*}2$) { cudaMemCpyAsync(d A0, h A+i; SegSize*sizeof(float),.., stream0); cudaMemCpyAsync(d B0, h B+i; SegSize*sizeof(float),.., stream0); cudaMemCpyAsync(d A1, h A+i+SegSize; SegSize*sizeof(float),.., stream1); cudaMemCpyAsync(d B1, h B+i+SegSize; SegSize*sizeof(float),.., stream1); vecAdd<<<SegSize/256, 256, 0, stream0)(d A0, d B0, ...); vecAdd<<<SegSize/256, 256, 0, stream1>>>(d A1, d B1, ...); cudaMemCpyAsync(d C0, h C+I; SegSize*sizeof(float),.., stream0); cudaMemCpyAsync(d C1, h C+i+SegSize; SegSize*sizeof(float),.., stream1); © David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign

14

Better Overlap with Two Streams • C.1 no longer blocks A.2 and B.2 in the copy engine queue • However, C.2 still blocks A.1 and A.2 from the next iteration – PCIe used for only one direction Comp C.1 = A.1 + B.Trans © David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 Next for-loop iteration ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign



17




Hyper Queue

- Provide multiple real stream queues for each engine
- Allow more concurrency by allowing some streams to make progress for an engine while others are blocked

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign

18



Smaller Segments Reduce Boundary Effects


How small should segments be?


- If we overlap
 - transfer of segment N's inputs,
 - -computation of segment N-1, and
 - transfer of segment N-2's results,
- we still have non-overlapping work at the beginning and the end.


So segments should be really small?

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign

21







Use Moderate Segment Size and Device Query

Data transfers

- have similar non-linearities for small sizes
- due to startup costs on host and DMA.

So how small should segments be? Moderately sized.

Best size likely to depend on GPU.

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign **ANY QUESTIONS?**

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483, ECE 498AL, University of Illinois, Urbana-Champaign