Advanced Systems Lab

Spring 2022

Lecture: SIMD extensions, AVX, compiler vectorization

Instructor: Markus Püschel, Ce Zhang

TA: Joao Rivera, several more

ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Flynn's Taxonomy

	Single instruction	Multiple instruction
Single data	SISD Uniprocessor	MISD
Multiple data	SIMD Vector computer Short vector extensions	MIMD Multiprocessors VLIW

SIMD Extensions and AVX

AVX intrinsics

Compiler vectorization

The first version of this lecture (for SSE) was created together with Franz Franchetti (ECE, Carnegie Mellon) in 2008

Joao Rivera helped with the update to AVX in 2019

3

SIMD Vector Extensions




What is it?

- Extension of the ISA
- Data types and instructions for the parallel computation on short (length 2, 4, 8, ...) vectors of integers or floats
- Names: SSE, SSE2, AVX, AVX2 ...

Why do they exist?

- Useful: Many applications have the necessary fine-grain parallelism
 Then: speedup by a factor close to vector length
- Doable: Relatively easy to design by replicating functional units



Example AVX Family: Floating Point





Not drawn to scale


AVX: introduces three-operand instructions (c = a + b vs. a = a + b)


AVX2: Introduces fused multiply-add (FMA: c = c + a*b)


Sandy Bridge and later has (at least) AVX














AVX: How to Take Advantage?





Necessary: fine grain parallelism

Options (ordered by effort):

- Use vectorized libraries (easy, not always available)
- Compiler vectorization (this lecture)
- Use intrinsics (this lecture)
- Write assembly

We will focus on floating point and double precision (4-way)

13

SIMD Extensions and AVX

Overview: AVX family

AVX intrinsics

Compiler vectorization

References:

Intel Intrinsics Guide

(easy access to all instructions, nicely done!)

Intel icc compiler manual

Visual Studio manual

Example AVX Family: Floating Point



Not drawn to scale

AVX: introduces three-operand instructions (c = a + b vs. a = a + b)

AVX2: Introduces fused multiply-add (FMA)

Sandy Bridge and later has (at least) AVX

15

Intrinsics

Enable explicit use of vector instructions in C/C++

Assembly coded C functions

Expanded inline upon compilation: no overhead

Like writing assembly inside C

Floating point:


- Intrinsics for basic operations (add, mult, ...)
- Intrinsics for math functions: log, sin, ...


Our introduction is based on icc

- Almost all intrinsics work with gcc and Visual Studio (VS)
- Some language extensions are icc (or even VS) specific

Number of intrinsics

ISA	Count
MMX	124
SSE	154
SSE2	236
SSE3	11
SSSE3	32
SSE41	61
SSE42	19
AVX	188
AVX2	191
AVX-512	3857
FMA	32
KNC	601
SVML	406
2019	





AVX Intrinsics (Focus Floating Point)

Instructions

- Naming convention: _mm256_<intrin_op>_<suffix>
- Example:

```
// a is 32-byte aligned
double a[4] = {1.0, 2.0, 3.0, 4.0};
_m256d t = _mm256_load_pd(a);
```

p: packedd: double precision

```
LSB 1.0 2.0 3.0 4.0
```

Same result as

```
_{m256d} t = _{mm256\_set\_pd(4.0, 3.0, 2.0, 1.0)}
```

19

AVX Intrinsics

```
Native instructions (one-to-one with assembly)
```

Multi instructions (map to several assembly instructions)

```
_mm256_set_pd()
_mm256_set1_pd()
...
```

Macros and helpers

```
_MM_SHUFFLE()
```

Intel Intrinsics Guide

Intel Intrinsics Guide

Great resource to quickly find the right intrinsics

Has latency and throughput information for many instructions

Note: Intel measures throughput in cycles, i.e., really shows 1/throughput. Example: Intel throughput 0.33 means throughput is 3 ops/cycle.

21

What Are the Main Issues?

Alignment is important (256 bit = 32 byte)

You need to code explicit loads and stores

Overhead through shuffles

Not all instructions in SSE (AVX) have a counterpart in AVX (or AVX-512)

Reason: building in hardware an AVX unit by pasting together 2 SSE units is easy (e.g., vaddpd is just 2 parallel addpd); if SSE "lanes" need to be crossed it is expensive

SSE vs. AVX vs. AVX-512

	SSE	AVX	AVX-512
float, double	4-way, 2-way	8-way, 4-way	16-way, 8-way
register	16 x 128 bits: %xmm0 - %xmm15	16 x 256 bits: %ymm0 - %ymm15 The lower halves are the %xmms	32 x 512 bits: %zmm0 - %zmm31 The lower halves are the %ymms
assembly ops	addps, mulpd,	vaddps, vmulpd	vaddps, vmulpd
intrinsics data type	m128,m128d	m256,m256d	m512,m512d
intrinsics instructions	_mm_load_ps, _mm_add_pd,	_mm256_load_ps, _mm256_add_pd	_mm512_load_ps, _mm512_add_pd

Mixing SSE and AVX may incur penalties

23

AVX Intrinsics

Load and store

Constants

Arithmetic

Comparison

Conversion


Shuffles


Loads and Stores


Intrinsic Name	Operation	Corresponding AVX Instructions
_mm256_load_pd	Load four double values, address aligned	VMOVAPD ymm, mem
_mm256_loadu_pd	Load four double values, address unaligned	VMOVUPD ymm, mem
_mm256_maskload_pd	Load four double values using mask	VMASKMOVPD ymm, mem
_mm256_broadcast_sd	Load one double value into all four words	VBROADCASTSD ymm, mem
_mm256_broadcast_pd	Load a pair of double values into the lower and higher part of vector.	VBROADCASTSD ymm, mem
_mm256_i64gather_pd	Load double values from memory using indices.	VGATHERPD ymm, mem, ymm


Intrinsic Name	Operation	Corresponding AVX Instruction
_mm256_set1_pd	Set all four words with the same value	Composite
_mm256_set_pd	Set four values	Composite
_mm256_setr_pd	Set four values, in reverse order	Composite
_mm256_setzero_pd	Clear all four values	VXORPD
_mm256_set_m128d	Set lower and higher 128-bit parts	VINSERTF128

Tables show only most important instructions in category









Stores Analogous to Loads


Intrinsic Name	Operation	Corresponding AVX Instruction
_mm256_store_pd	Store four values, address aligned	VMOVAPD
_mm256_storeu_pd	Store four values, address unaligned	VMOVUPD
_mm256_maskstore_pd	Store four values using mask	VMASKMOVPD
_mm256_storeu2_m128d	Store lower and higher 128-bit parts into different memory locations	Composite
_mm256_stream_pd	Store values without caching, address aligned	VMOVNTPD


Tables show only most important instructions in category

Arithmetic


Intrinsic Name	Operation	Corresponding AVX Instruction
_mm256_add_pd	Addition	VADDPD
_mm256_sub_pd	Subtraction	VSUBPD
_mm256_addsub_pd	Alternatively add and subtract	VADDSUBPD
_mm256_hadd_pd	Half addition	VHADDPD
_mm256_hsub_pd	Half subtraction	VHSUBPD
_mm256_mul_pd	Multiplication	VMULPD
_mm256_div_pd	Division	VDIVPD
_mm256_sqrt_pd	Squared Root	VSQRTPD
_mm256_max_pd	Computes Maximum	VMAXPD
_mm256_min_pd	Computes Minimum	VMINPD
_mm256_ceil_pd	Computes Ceil	VROUNDPD
_mm256_floor_pd	Computes Floor	VROUNDPD
_mm256_round_pd	Round	VROUNDPD
_mm256_dp_ps	Single precision dot product	VDPPS
_mm256_fmadd_pd	Fused multiply-add	VFMADD132pd
_mm256_fmsub_pd	Fused multiply-subtract	VFMSUB132pd
mm256 fmaddsub pd	Alternatively fmadd, fmsub	VFMADDSUB132pd


Tables show only most important instructions in category








Example Performance [Flops/cycle] 1.6 void addindex(double *x, int n) { for (int i = 0; i < n; i++) 1.2 x[i] = x[i] + i;0.8 #include <immintrin.h> // n a multiple of 4, x is 32-byte aligned .10 .100 1,000 10,000 100,000 1000,000 void addindex_vec1(double *x, int n) { vector size __m256d index, x_vec; Skylake, gcc 9.3.0 -O3 -march=native -fno-tree-vectorize for (int i = 0; i < n; i+=4) { $x_{ec} = _{mm256_load_pd(x+i)};$ // load 4 doubles index = $_{mm256_set_pd(i+3, i+2, i+1, i)}$; // create vector with indexes // add the two $x_{ec} = _{mm256_add_pd}(x_{ec}, index);$ _mm256_store_pd(x+i, x_vec); // store back } Is this the best solution? No! _mm256_set_pd may be too expensive 35














Example // n is even, low pass filter on complex numbers Performance [Flops/cycle] // output z is in interleaved format void clp(double *re, double *im, double *z, int n) { for (int i = 0; i < n; i+=2) { z[i] = (re[i] + re[i+1])/2;z[i+1] = (im[i] + im[i+1])/2;} } 100,000 1000,000 #include <immintrin.h> Skylake, gcc 9.3.0 -O3 -march=native -fno-tree-vectorize // n a multiple of 4, re, im, z are 32-byte aligned void clp_vec(double *re, double *im, double *z, int n) { __m256d half, v1, v2, avg; half = $_{mm256_set1_pd(0.5)}$; // set vector to all 0.5 for(int i = 0; i < n; i+=4) { $v1 = _mm256_load_pd(re+i);$ // load 4 doubles of re v2 = _mm256_load_pd(im+i); // load 4 doubles of im avg = _mm256_hadd_pd(v1, v2); avg = _mm256_mu1_pd(avg, half); // add pairs of doubles // multiply with 0.5 _mm256_store_pd(z+i, avg); // save result 41




Example // y = a + x^2 on complex numbers, a is constant void complex_square(double *a, double *x, double *y, int n) { for (int i = 0; i < n; i+=2) {</pre> y[i] = a[0] + x[i]*x[i] - x[i+1]*x[i+1];y[i+1] = a[1] + 2.0*x[i]*x[i+1];#include <immintrin.h> not vectorized! void complex square fma(double *a, double *x, double *y, int n) { __m128d re, im, a_re, a_im, two; Performance [Flops/cycle] two = $_{mm_set_sd(2.0)}$; $a_re = _mm_set_sd(a[0]);$ a_im = _mm_set_sd(a[1]); for (int i = 0; i < n; i+=2) { x_re = _mm_load_sd(x+i); $x_{im} = _{mm}load_{sd}(x+i+1);$ 0.8 re = _mm_fmadd_sd(x_re, x_re, a_re); re = _mm_fnmadd_sd(x_im, x_im, re); 0 = _mm_mul_sd(two, x_re); 100,000 1000,000 ,10 ,100 1,000 10,000 = _mm_fmadd_sd(im, x_im, a_im); _mm_store_sd(y+i, re); Coffee Lake, clang 9.0.0 -O3 -mavx2 -mfma -fno-tree-vectorize _mm_store_sd(y+i+1, im); 43




trinsic Name	Macro for operation	Operation	
mm256_cmp_pd /CMPPD)	_CMP_EQ_OQ	Equal	
(CIVIPPD)	_CMP_EQ_UQ	Equal (unordered)	
	_CMP_GE_OQ	Greater Than or Equal	
	_CMP_GT_OQ	Greater Than	
	_CMP_LE_OQ	Less Than or Equal	
	_CMP_LT_OQ	Less Than	
	_CMP_NEQ_OQ	Not Equal	
	_CMP_NEQ_UQ	Not Equal (unordered) Not Greater Than or Equal (unordered)	
	_CMP_NGE_UQ	Not Greater Than or Equal (unordered) Not Greater Than (unordered)	
	_CMP_NGT_UQ CMP_NLE_UQ	Not Less Than or Equal (unordered)	
	_CMP_NLE_UQ _CMP_NLT_UQ	Not Less Than (unordered)	
	CMP_TRUE_UQ	True (unordered)	
	CMP_FALSE_OQ	False	
	CMP ORD Q	Ordered	
	CMP UNORD Q	Unordered	






```
Example
 void fcond(double *x, size_t n) {
    int i;
    for(i = 0; i < n; i++) {
  if(x[i] > 0.5)
    x[i] += 1.;
  else x[i] -= 1.;
 }
 #include <xmmintrin.h>
 void fcond_vec1(double *x, size_t n) {
    __m256d vt, vmask, vp, vm, vr, ones, mones, thresholds;
    ones
                  = _mm256_set1_pd(1.);
    mones = _mm256_set1_pd(-1.);
thresholds = _mm256_set1_pd(0.5);
for(i = 0; i < n; i+=4) {</pre>
             = _mm256_load_pd(x+i);
      vmask = _mm256_cmp_pd(vt, thresholds, _CMP_GT_OQ);
      vp = _mm256_and_pd(vmask, ones);
vm = _mm256_andnot_pd(vmask, mones);
vr = _mm256_add_pd(vt, _mm256_or_pd(vp, vm));
       _mm256_store_pd(x+i, vr);
 }
                                                                                                                                         48
```




Conversion

Intrinsic Name	Operation	Correspondin g AVX Instruction
_mm256_cvtepi32_pd	Convert from 32-bit integer	VCVTDQ2PD
_mm256_cvtepi32_ps	Convert from 32-bit integer	VCVTDQ2PS
_mm256_cvtpd_epi32	Convert to 32-bit integer	VCVTPD2DQ
_mm256_cvtps_epi32	Convert to 32-bit integer	VCVTPS2DQ
_mm256_cvtps_pd	Convert from floats	VCVTPS2PD
_mm256_cvtpd_ps	Convert to floats	VCVTPD2PS
_mm256_cvttpd_epi32	Convert to 32-bit integer with truncation	VCVTPD2DQ
_mm256_cvtsd_f64	Extract	MOVSD
_mm256_cvtss_f32	Extract	MOVSS

Tables show only most important instructions in category







Shuffles

Intrinsic Name	Operation	Corresponding AVX Instruction
_mm256_unpackhi_pd	Unpack High	VUNPCKHPD
_mm256_unpacklo_pd	Unpack Low	VUNPCKLPD
_mm256_movemask_pd	Create four-bit mask	VMOVMSKPD
_mm256_movedup_pd	Duplicates	VMOVDDUP
_mm256_blend_pd	Selects data from 2 sources using constant mask	VBLENDPD
_mm256_blendv_pd	Selects data from 2 sources using variable mask	VBLENDVPD
_mm256_insertf128_pd	Insert 128-bit value into packed array elements selected by index.	VINSERTF128
_mm256_extractf128_pd	Extract 128-bits selected by index.	VEXTRACTF128
_mm256_shuffle_pd	Shuffle	VSHUFPD
_mm256_permute_pd	Permute	VPERMILPD
_mm256_permute4x64_pd	Permute 64-bits elements	VPERMPD
_mm256_permute2f128_pd	Permute 128-bits elements	VPERM2F128

Tables show only most important instructions in category



Skylake: Lat = 2**Shuffles** Tp = 3/2_m**256d** a, **m256d** b, **m256d** mask) Result is filled in each position by an element of a or b in the same position as specified by mask Example: LSB 0x0 0xfff...f 0x0 0x0 mask LSB 0.5 1.5 2.5 3.5 b LSB | 1.0 2.0 | 3.0 | 1.0 1.5 3.0 4.0 see also _mm256_blend_pd: same with integer mask, Tp = 3! 55



Example: Loading 4 Real Numbers from Arbitrary Memory Locations Assumes all values are within one array p0 p2 рЗ 1.0 2.0 3.0 4.0 memory 4x loadu_pd LSB * * 3.0 * LSB **1.0** LSB * * 4.0 LSB **2.0** 2x unpacklo_pd LSB 1.0 2.0 * * 3.0 4.0 1x blend_pd LSB 1.0 2.0 3.0 4.0 7 instructions, this is one way of doing it 57

Code For Previous Slide

```
#include <immintrin.h>
__m256d LoadArbitrary(double *p0, double *p1, double *p2, double *p3) {
    __m256d a, b, c, d, e, f;

a = _mm256_loadu_pd(p0);
b = _mm256_loadu_pd(p1);
c = _mm256_loadu_pd(p2-2);
d = _mm256_loadu_pd(p3-2);
e = _mm256_loadu_pd(p3-2);
e = _mm256_unpacklo_pd(a, b);
f = _mm256_unpacklo_pd(c, d);
return _mm256_blend_pd(e, f, 0b1100);
}
```

Example compilation:

```
vmovupd    ymm0, [rdi]
vmovupd    ymm1, [-16+rdx]
vunpcklpd    ymm2, ymm0, [rsi]
vunpcklpd    ymm3, ymm1, [-16+rcx]
vblendpd    ymm0, ymm2, ymm3, 12
no intrinsic for this instruction
(Nov 2019)
```

Example: Loading 4 Real Numbers from Arbitrary Memory Locations (cont'd)

Whenever possible avoid the previous situation

Restructure algorithm and use the aligned _mm256_load_pd()

59

Example: Loading 4 Real Numbers from Arbitrary Memory Locations (cont'd)

Other possibility

```
__m256 vf;
vf = _mm256_set_pd(*p3, *p2, *p1, *p0);
```

Example compilation:

```
vmovsd xmm0, [rdi]
vmovsd xmm1, [rdx]
vmovhpd xmm2, xmm0, [rsi] // SSE register xmm2 written
vmovhpd xmm3, xmm1, [rcx]
vinsertf128 ymm0, ymm2, xmm3, 1 // accessed as ymm2
```

vmovhpd cannot be expressed as intrinsic (Nov 2019) but movpd can (_mm_loadh_pd)

Example: Loading 4 Real Numbers from Arbitrary Memory Locations (cont'd)

```
Example compilation:

vmovsd xmm0 [rdi]

vmovsd xmm1, [rdx]

vmovhpd xmm2, xmm0, [rsi] // SSE register xmm2 written

vmovhpd xmm3, xmm1, [rcx]


vinsertf128 ymm0, ymm2, xmm3, 1 // accessed as ymm2
```

Written in intrinsics (reverse-engineered):

61

Example: Loading 4 Real Numbers from Arbitrary Memory Locations

Picture for previous slide (this solution always works):



Example: Loading 4 Real Numbers from Arbitrary Memory Locations (cont'd)

Do not do this (why?):

```
__declspec(align(32)) double g[4];

__m256d vf;


g[0] = *p0;


g[1] = *p1;

g[2] = *p2;

g[3] = *p3;

vf = _mm256_load_pd(g);
```





Apple M1 Processor

ISA: ARMv8.4 with 128-bit Neon vector instructions

2-way double (float64x2_t), 4-way single (float32x4_t), 8-way half (float16x8_t)

Some common intrinsics: (see intrinsics website)

- vaddq f64
- vmulq_f64
- vld1q f64 (load vector of 2 doubles)
- vst1q f64

Example code:

```
#include <arm_neon.h>
float64x2_t a, b, c;
.....
c = vaddq_f64(a, b);
```

67

SIMDe Library for M1

<u>Easy to use library.</u> Provides header file (e.g., x86/avx) to make Intel's SIMD intrinsics available on M1.

Define SIMDE_ENABLE_NATIVE_ALIASES before the header to use the same names as intel's intrinsics, e.g., _mm256_add_pd, (otherwise it must be prefixed with "simde_").

Define SIMDE_ARM_NEON_A64V8_NATIVE to specify that the native platform supports NEON and the library uses those intrinsics.

Example of internal _mm256_add_pd implementation provided by library (simplified for readability):

SIMDe Library vs. Neon Intrinsics

```
Performance [Flops/cycle]
void fcond(double *x, size_t n) {
  for(i = 0; i < n; i++) {</pre>
                                                                                          Neon intrinsics
     if(x[i] > 0.5)
       x[i] += 1.;
     else x[i] -= 1.;
                                                                                   AVX intrinsics + SIMDe
#include <arm_neon.h>
void fcond_neon(double* x, int n) {
                                                               0
                                                                                           10,000
                                                                                                     100,000 1000,000 10000,000
  float64x2_t vt1, vb1, vr1, vmask1;
                                                                                          vector size
  float64x2_t vt2, vb2, vr2, vmask2;
                                                                                                  Apple M1 Pro, Clang 13.0.0
  float64x2_t ones = vdupq_n_f64(1.);
float64x2_t mones = vdupq_n_f64(-1.);
                                                                                     -O3 -mcpu=apple-m1 -fno-tree-vectorize
  float64x2_t thresholds = vdupq_n_f64(0.5);
                                                                                    No guarantee that
  for(int i = 0; i < n; i+=4) {</pre>
            = vld1q_f64(x+i);
                                                                                    translation with SIMDe is
             = vld1q_f64(x+i+2);
     vt2
    vvmask1 = vcgtq_f64(vt1, thresholds);
vmask2 = vcgtq_f64(vt2, thresholds);
vb1 = vbslq_f64(vmask1, ones, mones);
                                                                                    close to optimal in more
                                                                                    complicated cases
            = vbs1q_f64(vmask1, ones, mones);
= vbs1q_f64(vmask2, ones, mones);
= vaddq_f64(vt1, vb1);
              = vaddq_f64(vt2, vb2);
     vst1q_f64(x+i, vr1);
vst1q_f64(x+i+2, vr2); } }
```

Vectorization With Intrinsics: Key Points

Use aligned loads and stores as much as possible

Minimize shuffle instructions

Minimize use of suboptimal arithmetic instructions. E.g., add_pd has higher throughput than hadd_pd

Be aware of available instructions (intrinsics guide!) and their performance

SIMD Extensions and AVX

AVX intrinsics

Compiler vectorization

References:

Intel icc manual (look for auto vectorization)

71

Compiler Vectorization

Compiler flags

Aliasing

Proper code style

Alignment

How Do I Know the Compiler Vectorized?

vec-report

Look at assembly: vmulpd, vaddpd, xxxpd

Generate assembly with source code annotation:

- Visual Studio + icc: /Fas
- icc on Linux/Mac: -S

```
void myadd(double *a, double *b, const int n) {
Example
                                          for (int i = 0; i < n; i++)
                                            a[i] = a[i] + b[i];
unvectorized: /Qvec-
 <more>
 ;;; a[i] = a[i] + b[i];
 vmovsd
            xmm0, DWORD PTR [rcx+rax*4]
            xmm0, DWORD PTR [rdx+rax*4]
 vaddsd
 vmovsd
            DWORD PTR [rcx+rax*4], xmm0
 <more>
vectorized:
 <more>
 ;;; a[i] = a[i] + b[i];
            xmm0, DWORD PTR [rcx+r11*4]
 vmovsd
            xmm0, DWORD PTR [rdx+r11*4]
                                                            why this?
 vaddsd
 vmovsd
            DWORD PTR [rcx+r11*4], xmm0
 vmovupd
            ymm0, YMMWORD PTR [rdx+r10*4]
            ymm1, YMMWORD PTR [16+rdx+r10*4]
 vmovupd
            ymm0, ymm0, YMMWORD PTR [rcx+r10*4]
ymm1, ymm1, YMMWORD PTR [16+rcx+r10*4]
 vaddpd
                                                            why everything twice?
 vaddpd
 vmovupd
            YMMWORD PTR [rcx+r10*4], ymm0
            YMMWORD PTR [16+rcx+r10*4], ymm1
 vmovupd
 <more>
```

Are These Programs Equivalent?

P1:

```
for (i = 0; i < n; i++) // n even 
 a[i] = a[i] + b[i]; 
 b a 
 1 | 2 | 3 
 1 | 3 | 6
```

P2:

```
for (i = 0; i < n; i+=2) // n even
{
   s1 = a[i];
   s2 = a[i+1];
   t1 = b[i];
   t2 = b[i+1];
   s1 = s1 + t1;
   s2 = s2 + t2;
   a[i] = s1;
   a[i+1] = s2;
}</pre>
```

```
b a

1 2 3 

s1 = 2

s2 = 3

t1 = 1

t2 = 2
```

No! Possible aliasing

75

Aliasing

```
for (i = 0; i < n; i++)
  a[i] = a[i] + b[i];</pre>
```

Cannot be vectorized in a straightforward way due to potential aliasing.

However, in this case compiler can insert runtime check:

```
if (a + n < b || b + n < a)
   /* vectorized loop */
   ...
else
   /* serial loop */
   ...</pre>
```

Removing Aliasing

Globally with compiler flag:

- -fno-alias, /Oa
- -fargument-noalias, /Qalias-args- (function arguments only)

For one loop: pragma

```
void add(double *a, double *b, int n) {
    #pragma ivdep
    for (i = 0; i < n; i++)
        a[i] = a[i] + b[i];
}</pre>
```

For specific arrays: restrict (needs compiler flag -restrict, /Qrestrict)

```
void add(double *restrict a, double *restrict b, int n) {
for (i = 0; i < n; i++)
    a[i] = a[i] + b[i];
}</pre>
```

77

Proper Code Style

Use countable loops = number of iterations known at runtime

Number of iterations is a:

constant

loop invariant term

linear function of outermost loop indices

Countable or not?

```
for (i = 0; i < n; i++)
a[i] = a[i] + b[i];</pre>
```

```
void vsum(double *a, double *b, double *c) {
  int i = 0;

while (a[i] > 0.0) {
    a[i] = b[i] * c[i];
    i++;
  }
}
```

Proper Code Style

Use arrays, structs of arrays, not arrays of structs

Ideally: unit stride access in innermost loop

```
void mmm1(double *a, double *b, double *c) {
  int N = 100;
  int i, j, k;
                                                    Performance [F/C]
  for (i = 0; i < N; i++)
                                                       3
    for (j = 0; j < N; j++)
                                                                              mmm2
      for (k = 0; k < N; k++)
        c[i*n + j] += a[i*n + k] * b[k*n + j];
                                                     1.5
                                                                                 mmm1
void mmm2(double *a, double *b, double *c) {
                                                    0.75
  int N = 100;
  int i, j, k;
                                                             200 400 600 800 1'000 1'200 1'400
  for (i = 0; i < N; i++)
    for (k = 0; k < N; k++)
                                                         Coffee Lake
      for (j = 0; j < N; j++)</pre>
                                                         GCC 7.3.1
        c[i*n + j] += a[i*n + k] * b[k*n + j];
                                                         Flags: -O3 -ffast-math -march=skylake
}
```

Alignment

```
double *x = (double *) malloc(1024*sizeof(double));
int i;

for (i = 0; i < 1024; i++)
   x[i] = 1;</pre>
```

Without alignment information would require unaligned loads if vectorized. However, the compiler can peel the loop to start it at an aligned address: the generated assembly would mimic the below C code:

```
double *x = (double *) malloc(1024*sizeof(double));
int i;

peel = (unsigned long) x & 0x1f; /* x mod 32 */
if (peel != 0) {
   peel = (32 - peel)/sizeof(double);
   /* initial segment */
   for (i = 0; i < peel; i++)
        x[i] = 1;
}
/* 32-byte aligned access */
for (i = peel; i < 1024; i++)
        x[i] = 1;</pre>
```

Ensuring Alignment

Align arrays to 32-byte boundaries (see earlier discussion)

If compiler cannot analyze:

Use pragma for loops

```
double *x = (double *) malloc(1024*sizeof(double));
int i;
#pragma vector aligned
for (i = 0; i < 1024; i++)
  x[i] = 1;
```

For specific arrays: __assume_aligned(a, 32);

https://software.intel.com/en-us/cpp-compiler-More Tips (icc 19.1) developer-guide-and-reference-programmingguidelines-for-vectorization

Use simple for loops. Avoid complex loop termination conditions - the upper iteration limit must be invariant within the loop. For the innermost loop in a nest of loops, you could set the upper limit iteration to be a function of the outer loop indices.

Write straight-line code. Avoid branches such as switch, goto, or return statements, most function calls, or if constructs that can not be treated as masked assignments.

Avoid dependencies between loop iterations or at the least, avoid read-after-write dependencies.

Try to use array notations instead of the use of pointers. C programs in particular impose very few restrictions on the use of pointers; aliased pointers may lead to unexpected dependencies. Without help, the compiler often cannot tell whether it is safe to vectorize code containing pointers.

Wherever possible, use the loop index directly in array subscripts instead of incrementing a separate counter for use as an array address.

Access memory efficiently:

- Favor inner loops with unit stride.
- Minimize indirect addressing.
- Align your data to 32 byte boundaries (for AVX instructions).

Choose a suitable data layout with care. Most multimedia extension instruction sets are rather sensitive to alignment.

Read the above website

Compiler Vectorization

Understand the limitations

Carefully read the manual