#Verilog pipelined CPU
This is a pipelined CPU compiled in Xilinx ISE 11.4
This CPU use ipcore-memory as data and instruction memory.
Download the [ISE project] folder for the full Xilinx ISE project.
The [.bit file] folder is for the executable file that you can directly upload to your Spartan board.
Please see the pin config (at file ucf.ucf) and other source code at [.v source code] folder.
Under license GNU GPL 2.0
This repository has been archived by the owner on Dec 16, 2017. It is now read-only.
Verilog pipelined CPU for computer organization course
License
zeruniverse/pipelined_CPU
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
master
Could not load branches
Nothing to show
Could not load tags
Nothing to show
{{ refName }}
default
Name already in use
A tag already exists with the provided branch name. Many Git commands accept both tag and branch names, so creating this branch may cause unexpected behavior. Are you sure you want to create this branch?
Code
-
Clone
Use Git or checkout with SVN using the web URL.
Work fast with our official CLI. Learn more about the CLI.
- Open with GitHub Desktop
- Download ZIP
Sign In Required
Please sign in to use Codespaces.
Launching GitHub Desktop
If nothing happens, download GitHub Desktop and try again.
Launching GitHub Desktop
If nothing happens, download GitHub Desktop and try again.
Launching Xcode
If nothing happens, download Xcode and try again.
Launching Visual Studio Code
Your codespace will open once ready.
There was a problem preparing your codespace, please try again.
Latest commit
Git stats
Files
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
About
Verilog pipelined CPU for computer organization course
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published