


Lec 14-3-22

Page No. _____

15A

- 1 Limited memory
 - 2 Slow memory
 - 3 Ease of Programming



for Limited Memory
Implicit operands

Address format


Leave at form

18

Can we construct a machine? Yes!!

P.		M
R.	AM	E
O.		M
C.		O
S.	Day/ Instal	R
S.		Y

(Processor takes data of instr from memory & does comput.)



Lifd Semantics

temp memory
(stack)


take 1 or 2
operands from
top of stack,
& return to
top of stack.

1 address for each

39

- cannot throw out 'open'

[↑]these are "explicit" (explicitly mentioned where the operands, dest["] are...)



Zec 14-3-22

Page No. _____
Date _____

TSA

- 1 Limited memory
- 2 Slow memory
- 3 Ease of Programming

Opn	Operand 1	Operand 2	dest ⁿ
\rightarrow	32	32	32

↳ 103 bits.

1. → try to minimize no. of bits per instruction.

$$f = B + C$$

9000 3000 5000 3 addresses
ADD 3000, 5000, 9000

- cannot throw out 'opns'

↑ there are "explicit" (explicitly mentioned where the operands, destⁿ are...)

for Limited Memory



Implicit Operands

0-address format

Instruction

↑

Can we construct a machine? Yes!!



(Processor takes data & data comput...)

LIFO Semantics


temp memory (stack)
Memory takes 1 or 2 operand
from top of stack,
& returns to top of stack.

1 address format:

↓

39 bits


A = B + C * D
PUSH E 39 Memory address.
PUSH D 39
MUL 7
PUSH B 39
ADD 7
POP A 39



Top Counter

$$A = B + C * D + E / F \rightarrow$$

just 2 want work



E/F not ...

PUSH C

PUSH D

MUL

PUSH B

ADD

POP T1

PUSH E

PUSH F

DIV

PUSH T1

ADD

extra (pair)
due to limited
temp. stack

F/F

E/F

B/C

$$A = B + C$$

+ BC

BC +

Postfix/Polish notation

* Big pages — Algo-
Using
Stack]

$$A = B + C * D$$

$$= B C D * +$$

NB


PUSH B
PUSH C
PUSH D
MUL
ADD
POPA

(convert to Polish notation
just seen L \rightarrow R)

AM
to write
code direct ✓

1-address
[opnd | operand]
7 32


eg ADD A
SUB B



(\leftarrow was PUSH, PUF)
(LOAD STORE)
A = B + C
LOAD B
ADD C
STORE A

#lec 15-3-22

TSA



$$A = B + C + D$$

LOAD C

MUL D

ADD B

STORE A

$$A = B + C + D + E$$

LOAD B

MUL C

STORE T1
LOAD D
MUL E
ADD T1
STORE A


(- only 1 space in Temp (accumulator)
in main memory.)

Accumulator is
still the bottleneck

$$\text{e.g. } A = B + C$$

$D = A + E$
used multiple times

$P = A + R$
Store A in
some registers




a) LOAD B 40
ADD C 40
STORE R0 10
LOAD E 40
ADD R0 10
STORE D

① 32 → 2

+ no need of making memory reference

b) MUL C :
10000000000000000000000000000000
+ 10000000000000000000000000000000
+ 10000000000000000000000000000000
10000000000000000000000000000000
cycles



3 address

op[1] op[2] dest[1]
 $7 + 2 + 2 + 2 = 13 \text{ bit}$

Load Store

op[1] op[2] 7 + 2 + 32

In Load, reg → mem
In Store : reg → mem
(given address)

LOAD R1, B (Load into R1)

LOAD R2, C


ADD R1, R2, R0 $7+2\times 3=13$

LOAD R3, E

ADD R3, R0, R1

Overwritten (e.g. P.)

(No performance
if C later used again.)



Stats : 32 reg. \rightarrow 80-85% live var. held ✓
64 reg. \rightarrow ~95%

- Spill Code | e.g. x_0 var.
↓
load-store pair..

Instructions need to be accessed from memory
e.g. 2010 cycles for accessing the instruction

$$A = B + C$$

$$D = A + E$$

$$R3$$

Page No. 1

$$A = B * C + D$$

$$MUL R0, R1, R4$$

$$ADD R2, R4, R3$$

$$R1, R0, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

$$R0 * R2 + R3 [Lab]$$

$$R0, R1, R2, R3$$

Lec 17-3-22

ISA Constraints

- 1. Limited Memory : minimize #bytes
- 2. Slow memory : complex instrn
- 3. Ease of Programming

for ($i=0$; $i<1000$; $i++$)
 $A(i) = B(i) + C(i);$

$A(0) = B(0) + C(0);$
 :
 :
 $A(999) = \dots + \dots;$

Can use (ptrs to addresses) (store these in registers)

R1 = 5000

R2 = 9000

R3 = 1000

ADD R1, R2, R3 , i.e add things at where addresses
are contents of R1, R2

& store at loc with address = content
of R3

OPCODE opr1 opr2 Dest.

AM
Address mode

1. Direct Memory
2. Register direct (content = opr.)
3. Register indirect (i.e. address of opr.)
4. Base + offset (S.I.)

Next Iter^n :

5004 (1 operand : 4 bytes)
9004
1004 (ptrs)


AB[0] addr. M3 is A + 40 (#bytes) $\frac{[(R_1)40]}{\text{offset}}$

4. Base + offset
const.

5. Base + Index (ex. top of stack)
i. in another register { 2 registers
 one R1 (base add. (A))
 other RS (i) }
 R1 R5

6. Double ptr.p.

MEMORY INDIRECT



7. AUTO INCREMENT / DECREMENT



e.g.

PUSH R1, R2
R1 contains
address of top of stack

M(R2) = R1


R2 = R2 + 1

automatically
by AUTO. INC (ptr of top of stack
incremented..)



(P. 8 on 182)
One new A/M (for arithmetic/logical
instructions)

- IMMEDIATE




i.e. no need to access anything from reg/memory just that is bits are the operands

To distinguish,
ADD vs ADD I

→ now 6 bits # 32 op's only.

(ys) ↓ but I @



see from

I type
Immediates:

OPR1

#263 ✓

000 000 00
for R-type

↓

127 op's

R
I
B1
J

Memory Comm^t (DLX..)

Memory to Reg : LOAD
Reg to Mem. : STORE

B+D : Base + Displacement.

B+I : Base + Immediate

(R type) OPR1 DEST IMMEDIATE

R1 → word size bytes for planning

DISPLACEMENT

this reg has to be loaded.

base 8x10 imm cause this value directly

LOAD

↓

R2 = M(R1+80)

(load)

STORE

M(R1+80) = R2

DN word (4 bytes)

SH half word → least sig. 16 bits will be loaded

SB

LB (Byte → " " 1 byte ")

BB

⑩ Base + Index


(~ R type :)

R2




- e.g. $i=0$ (< 1000 , $i=i+1$)
 constants | M_1 is: treat as var., but
 don't change value.
 but we've limited memory

(8) IMMEDIATE (VALUE)

For Cache
 16 bits: ~85% constants we use are
 32": ~99% "




e.g. MAC \Rightarrow 3 OPR, 1 DEST



OPCODE OPCODE OPCODE OPCODE
 Connect to FU Connect to MUXES, DEMUX

- John Cocke (IBM) - \rightarrow fast b/c memory access b/w
 RISC
 Reduced Instruction Set Computer
 CISC
 Complex/Complete


Encoding



Considering MAX: $7 + (3 \times 32) \times 4 = 147$

for fixed len encoding (RISC)

for CISC: var. len encoding



2021-3-22

ISA

1. Arithmetical Logic

2. Memory Command Unit (189)
→ LOAD/STORE

3. Control Flow Change.
Unconditional conditional

Conditional

[Oper?] ADDRESS

$$f(i=j)$$


SUB R₁, R₂, R₃

BEQZ R₃, ADDRESS

(Branch if equality with zero) probably it is: branch if... flag is set..

FLAG

CONDITION CODE REG
STATUS REGISTER



CISC

RISC

- will focus on RISC
- small instr.
J# A/M2
fixed len.
Latency

I R1


DLX / MIPS → RISC-V

- 32 bits ISA (every instr in 4 bytes) (or RISC)

- 32 Registers: R₀ - R₃₁

- Load/Store architecture (only these instr's can access main memory)

- Arithmetic / Logical instr's



(* can access only from reg. p.) arithmetic, logical

64 opcodes.

ADD

SUB

AND

OR

XOR

SLL : shift left (*2)

SRL : " right (/2)

SLT : Set on less than

SLE : " " " or equal to

SGT : " " " greater than

SGE : " " " or equal to

SEQ : Set on equal

$$ADD R_1, R_2, R_3 \Rightarrow (R_3 = R_1 + R_2)$$

if ($i < j$) \equiv [content of R_i is less than j?]

SET R₁, R₂

SET R₁, R₂, R₃

if ($R_1 < R_2$) $R_3 = 0 \dots 0$

(each reg. size is 32 bits)

else $R_3 = 0 \dots 1$

(not bit reversed)

(if $R_1 > R_2$ then $R_3 = 1 \dots 0$)

Page No. 1 Date 1

A() ->
 B() -> JAL B
 C() -> JAL C
 R31 = 104 (current)
 takes to sc4.
 JR R31
 again to 504!!
 104 vanished

ADD R5, R0, 1000H
 R5 = 10001000H (32 bits)
 "nStack ✓

SWI R31, (R5)0 (Base + Displ.)
 ADD R5, R5, 4 (Stack ptr.)
 ← Code #2 line ↑ & then SUB R5, R5, 4
 LOAD R31, R5


Example:
 Base A[100] Add all elements of A.
 R1 = Counter = 100
 R2 = #Elements = 0
 R3 = 00001000

Initialize: (0)
 ADD R1, R0, 100
 ADD R2, R0, 0
 ADD R3, R0, 1000H
 LOAD R4, (R3)0 [0 offset]
 ADD R2, R2, R4] add to sum
 ADD R3, R3, 4] move to next loc
 SUB R1, R1, 1
 BNEQ R1 Loop] if ≠ 0, loop (goto label Loop)
 (-5) [20-52 = #Elements]
 STORE R2, (R3)0
 HLT

```

    # word
    int main() {
        :
        push r10, r11 → fn(4)
        push r10, r11 → fn(4)
        push those into stack
        :
        fn( ) → pop those ←
        R10
        R11
    }

```



(pushed left
to right...)
(can also
push R-2L)

Lec 24-3-22

ISA

184 Intel : ISA indirection

ARM ISA

- all conditional instrns

IF (X == 0)

THEN

A = A + 1
↑ R1

ADD R1, R1, #1 (no branch req.)

- R15 is PC (Program Counter). [ARM].

R15 = R15 + R1

R15 = R1 + R2 ↳ i.e. go to addr R1+R2


- Load, Store multiple registers.

- Simple Instrns

- A few instrns format

- A few A/M



- fixed (len) encoding.



- ① ALL (Arith. & Log.)
- ADD
 - SUB
 - AND
- let only R-type

- ② Memory Comm.
- LW (Load Word)
 - SW
- B+D (Base + Disp) I-type

- ③ Branch
- | | |
|---------------|--|
| control - J | J-type |
| control - BEQ | I-type (e.g. BEQ R ₁ , R ₂ , LOC)
Imm16 |



Controller instructs,
Data Path performs (workhorse)

N.B.

DATA PATH


① FATAL UNITS → ALU

② STORAGE →

- Programmer's registers (aka architecture reg.)
- Program Counter / Instrptr [pointing to the next instr to be executed]


- Temporary Storage

STEERING LOGIC



CONTROLLER

Comb'nal logic
Finite State Machine (FSM)



Single go NOT possible in CISC. (not even know simple instr or net...)
(e.g. we fetch 4 bytes)

vs

RISC

Control Flow Change: (DLX)

BEQZ, REG, LOC ← I-type

[opn: | ORR | DEST" | IMM 16]

→ if R2 is 0
more ($80 \times 4 = 320$ bytes)
#instr's

* - Instrⁿ PTR. (Inv to keep 1 Reg. for this...)
IP = IP + IMM16 × 4
(i.e., every instrⁿ is 4 bytes) (DLX - fixed instrⁿ size...)

branch # (REG) = 0
→ BNEQ REG, LOC

Uncond'l

J: Jump
+ LOC

[opn: | Imm 26]

IP = IP + IMM26 × 4

(i.e., this many instrⁿ's away from curr.)

f'calls: Inv to come back to that loc".

JAL LOC

Jump & Link
the curr.
addr. from
where jumping/leaving

: ~ store into R31 (return addr.)

(R31 gives info
of returning addr.-)

JR Reg. (nR type)

Lec 22-3-22

DLX

R	OPR0	OPR1	OPR2	Dest	5	5	5	6
	imm							

I [opn: | OPR4 | DEST | IMM16]

T [opn: | IMM26]

Also in
pdf DLX - Instⁿ set
(folder)

Base + Index: R-type
Base + Disp.: I-type

BEQZ RX, LOC
relative offset
branch
☒ #instr's (not #bytes).

BNEQ

J (Jump) → ↑ IMM26 + $2^{26} \times 4 = 2^{29}$ bytes jump possible.

~256 MB (+ fast: $2^{29} \times 256$)

JR (jump to register) : JR RX

register

(i.e., moved to loc given in RX
only ~26 bits.. vs 32 bits for 4 GB
memory)

(fixed for?)

- R31 contains return addr.

(JAL) LOC → Jump & Link


JALR RX

Reg


- return can be encoded by JR R31

→ R31 overwritten

→ We had $\# \text{instr} \times \text{Op} \times \text{cycle time}$
 program ~fixed
 for RISC



Can read
only 2,
& write atmost 1.



will
select
out reg
based
on A3.
Reg-WRITE (~EN signal).

Prof: Demux gives
 $\begin{cases} F_0 \\ F_1 \\ F_2 \end{cases}$ & I did not D3 written
 (contradict starting A demux)
 it was
 $\begin{cases} F_0 \\ F_1 \\ F_2 \end{cases}$ outputting 0 0A0 0

Page No. / Date /

↓ Same as DLX

Page No. / Date /


R-type open DFR1 DFR2 DFR3 FUNC

e.g. ADD R1, R2, R3 $R1 = R2 + R3$

st	26 25	21 20	16 15	11 10 9 8	0
000000	00010	00011	00001	R2	R1 ADD


- PC will tell from where to fetch the instr. [& update PC]

- PC → Mem-Address




RT#1 Load, J I imm16x4 (if not zero e.g. R1+39 loc 39 load
 VS
 BEQ J I imm16x4 (if not zero, then there's branching to another instruction - multiples of 4)

Memory Comm B+D J-type



R2 = M[R1 + 1000] [Load R2 with things at address R1 + 1000]




IMM16: pad to make it 32 bits

(+ pad with MSB, 0 or signed offset)

sign Extender

(SE16 means 16 bits of 32 bits)

(SE26)



OPC : M[R1 + 1000] = R2


BEQ R1, R2, 100

31	25	21	20	16	15
OPC	OPR1	OPR2	I	MM 16	0
	R1	R2		100	

If (R1 == R2) checked by SUB if zero flag set →
 PC = PC + 4 + (100x4)

else

PC = PC + 4



J: PC = PC + 4 + I imm16x4 (unconditional)

(J-type)


[JE26]

& no MUX (unconditional unless BEQ)
 (see NP for "complete" --)



26 bits to 32.

NP1: Load $\#1mm16 \times 4$ at $R1 + 39 loc$ e.g. $R1 + 39 loc \#1mm16 \times 4$
 VS
 BEQ $R1 + 39 loc \#1mm16 \times 4$ branching to another $\#1mm16 \times 4$ multiple of 4

Memory Comm B+D I-type



$R2 = M[R1 + 1000]$ [Load R2 with things at address $R1 + 1000$]




BEQ $R1, R2, 100$

OPR1 21 25 21 20 16 15
 R1 R2 100

if $(R1 == R2)$ checked by SUB if zero flag set \Rightarrow
 $PC = PC + 4 + (100 \times 4)$

else $PC = PC + 4$



I: $PC = PC + 4 + \#1mm16 \times 4$ (unconditional)

(I-type)


(SE16)

& no MUX (\Rightarrow unconditional)
 without BEQ
 (See NB for "complete" --).

26 bits to 32..

Lec 28-3-22

ARM
All combined



	R	I	S	D	C	F	J	K	L	Mem Read	Mem Write	RF	PC
R	000000	1 1	1 \Rightarrow X	1 1 0	0 0 1	1 0				(h,l : no data mem in R)			
I	000000			1 1 X 0	1 1	1 0 1							
S	000000			1 1 X 0 0	1	0 1 0							
D	000000			1 1 \Rightarrow X	0 0	0 0 0							
C	000000			1 1 0 1 X 0 X	0 0 0					(-WIFC 32 bit) (J: unconditional)			

Fill table & use K-maps on col's to get ckt for control vars
(control logic).

CPI = 1 (every instrn: 1 cycle). (single go # Ø : can see)


$$\frac{\text{Time}}{\text{Prog.}} = \frac{IC \times CPI \times T}{T} = \frac{\text{Dynamic}(2)}{\text{Count}}$$

Mem read/write : $2n_p$

RF " " : $1n_p$

ALU : $2n_p$

target path: load instr



$$2n_p + 1 + 2 + 2 + 1 \xrightarrow{\text{RF}} \text{write RF}$$

assume (MUXes time!!)

$\Rightarrow 8n_p$ (max)

$$\text{Freq of opns} = \frac{1}{8n_p} = 125\text{MHz}$$

- for ($i=0$; $i < 1000$; $i++$) } static count of instrn = 1
A(i) = A(i)+1 } dynamic ... = 1000

\uparrow was S \Rightarrow S' C: single cycle if \checkmark , e.g. \uparrow load.
(can do S \Rightarrow P \Rightarrow P' \Rightarrow S' too.)

\rightarrow Trans. system.

\rightarrow Sub-tasks

1. Instr Fetch | 'housekeeping' tasks
2. Update PC (Inv to do)
3. Operand read
4. Instr Comput or Comput of addr. of memory
5. Read/Write Memory
6. Update the state (write to RF).





For All Instr

1. Instr fetch
2. Update PC
3. Opr read
4. Instr Comput
5. Write back to RF (read/write mem. Ø)

States


R-type (ALU) Arithmetic

1. Fetch instruction
2. Update PC
3. Read operand
4. Execute
5. Write back result





Page No. 257
Date

to be written...




S₀ → S₁ → S₂ → S₃



(R-type)

no more reg. for this
use control signal PC-WRK1-
or PC-WRK2





ESM↑:
1st clock tick -- job
2nd " " -- job
:

Lec 29-3-22

S → S'

CPI = 1

T = 8 ns

$$\text{Time} = \text{IC} \times \text{CPI} \times T$$

$$\text{Prog} \quad \times 1 \times 8 \text{ ns}$$

$$NAPS = 125 \quad (\because 125 \text{ MHz} \rightarrow \frac{1}{125 \times 10^6})$$

Page No. 245
Date

S → P → P' → S'

Load: 8 ns

but, Jump: 8 ns \Rightarrow 8 ns idle \Rightarrow break down as ()

1. Instrn fetch
2. Update PC
3. external read
4. Execute / Compute the addr

5. Mem. access

6. Write back result

Load = 8 ns

AL = 6 ns


(Mem, log) ST = 7 ns

Branch = 5 ns

J = 4 ns

(?) Values (vs later 214..)

Data Path



Load B+D (Base + Displ.)

LW R₁, (R₂), 100 : R₂ = M[R₁ + Imm16]

I-type [opn] [R₂] [Disp] Imm16
6 5 5 16

reg. into which values loaded

1. Fetch instr
2. Update PC
3. Read operand
4. Compute addr.
5. Read memory
6. Write back result into RF

PC → mem. addr., alu-A
Mem. Data → SFR
+4 → alu-B
aluC → PC (PC+write).

Same as S4


S4 IR₂₅₋₂₁ → RF-A1 (only 10 bits)
RF-D1 → T1 <

S5 T1 → alu A
IR₂₀₋₁₆ → SE16 → alu-B
alu-C → T3 (contains the mem loc...)

→ pt: no need of 2 separate memories now - (vs single go @T1..)

S6 T3 → Mem-Ad
Mem. Data → T3 < has the load result
(write into RF)
(loaded ✓)

S7 T3 → RF-D3 (demux)
IR₂₀₋₁₆ → RF-A3 (loaded into register)
Dest⁴
Control
for Load oper.



→ write oper occurs at end of cycle (at this rising edge)

Store SW R₁, 100
1. Instr fetch
2. Update PC
3. Read operands
4. Compute addr.
5. Write to memory

PC → Mem. Addr, aluA
Mem. Data → IR
+4 → alu-B
alu-C → PC

S9 → S₁₀ → S₁₁ → S₁₂
4 steps/states

S10 IR₂₅₋₂₁ → RF-A1
IR₂₀₋₁₆ → RF-A2
RF-D1 → T1
RF-D2 → T2
("base")
+ reading of dest "data in advance"
dest "data in advance" → M[R₁ + Imm16] = R2
("this part the value to be stored")
reg

S11 T1 → alu A
IR₁₅₋₀ → SE16 → aluB
alu C → T3
T3 now has R₁ + Imm16
(mem. addr.)

S12 T3 → Mem-Ad
T2 → Mem D
Storage

Lec . 31-3-22

~~BEQ R_{g1}, R_{g2}, Imm~~

J-type [OPn | OPR1 | T_{dest} | IMM16]
 31 26-25 31-20 16-15
 PC = PC + 4 + IMM16 * 4
 PC = PC + 4 + 0

IF (R_{g1} == R_{g2}) then
 $PC = PC + 4 + IMM16 \times 4$

*? IMM16 is #instrⁿ (BEQ, J)
 (+ 200 top: 64)

Else

$PC = PC + 4$

1. Fetch instrⁿ { "background" tasks.

2. Update PC

3. Read operands (R_{g1} & R_{g2})

4. Compare (Subtraction) ~~PC~~
 5. If zero then $PC = PC + 4 + IMM16 \times 4$

PC → Mem → A¹⁶, alu-A
 t4 → alu-B
 alu-C → PC
 Mem. Data → IR (i.e. instrⁿ fetched from memory, put into IR).

A → C
 B → C
 zero flag set if zero result

S13

IR₂₅₋₂₁ → RF-A1
 IR₂₀₋₁₆ → RF-A2
 RF-D1 → T1 (temp reg)
 RF-D2 → T2

PC → alu-A
 IR₁₅₋₀ → SE₁₆ → 2S → alu-B

alu-C → T3

loaded in S13...

T1 → alu-A
 T2 → alu-B
 PC → alu2-A
 IR₁₅₋₀ → SE₁₆ → 2S → alu2-B
 If (zero == 1) then
 alu2-C → PC
 T3 → PC

Lpt. 4.5 can do n || busy PC +
 + mem. req.
 commutes
 data then if
 busy → stall
 load
 (otherwise nothing)

back PC ←

PC + 4

Aim: minimize # states
 so that C.R.L.


& here: 2 ALU's req...
 BUT can do other tasks
 in S14 itself!!

Optimized in pencil. If PC pre-computed


S13 → S14 → S15. & only 1 alu.

& "memory"


vs in single
 cycle
 2 memory &
 2 ALU's



S13





Jump inst: J-type format.



1. Fetch instr

2. Update PC $\leftarrow \text{PC} + 4$
3. Compute $\text{PC} + 4 + \text{Imm}26 \times 4$ (no "Read OPR" here, op)
4. Update PC


(when fetching instr, don't know which PC it is...)



So, S_1, S_2, S_3, S_4 same: in terms of operations they're (not "equivalent," b/c next states states not same).

Can make $S_1 = S_5 = S_{10} = S_{14} = S_7$
 ↓ (redundant oper); extra for jump)


Can make these equivalent by using a decoder, that decodes next state based on oper field.




Can combine
 S3, S8 tho
 IR \rightarrow diff: IR
 as:
 IR \rightarrow 25
 IR \rightarrow control (oper core of the job...)

⇒ 9 states \emptyset .

- sharing of resources ✓ (add'l mem, ALU, but reg & T... \emptyset)
- Control signals for each state need to be decided





Page No. 3.17
Date 1/1

IF ID EX MEM WB


gets R₁ = 50

$20 + 30 = 50$ computed & stored in pipeline register (E/MEM)

if dest^{thick} of I₁ = src of I₂, then problem.


If R_{M1}^{ID} = R_{E2}^{EX} or R_{M2}^{ID} = R_{E1}^{EX}

if so, do:



e.g. 10% dep. $\Rightarrow 1 \times 0.9 + 3 \times 0.1 = 1.2$ (CPI)
 penalty for 10%.

\Rightarrow Can do: read from pipeline reg.
 L k/a Data forwarding / Data bypassing.



Hv to detect..

① Data Dependency

$$I_1: r_1 = r_2 + r_3$$

$$I_2: r_4 = r_1 + r_5 \quad \text{dependency}$$

$$\begin{array}{l} r_1: 10 \\ r_2: 20 \\ r_3: 30 \\ r_4: 40 \\ r_5: 50 \end{array}$$

Characteristics of pipeline:

1. fetches 1 instr at a time
2. Unifid pipelines
3. lock step advancement (can't advance until 3rd stage advanced)

Clock Pd : max time taken by any state

ALU: 8ns
Mem: 2ns
RF: 1ns

$$t_{max} = 8ns \text{ vs earlier: } 8ns$$

~~Execution~~: without R → 4 cycles

LH	5	-10
SW	4	-8
BEQ	3	-4
J	3	-6ns

in curr. M.

$$\text{Time} = IC \times CPI \times t_{max}$$

depends on freq. of opnys
e.g. R 50%, LH 20%, SW 10%, BEQ 10%, J 10%

But, if -

50%	$CPI = 4 \times 0.5 + \dots$
10%	$+ 3 \times 0.1$
10% $\Rightarrow 3.8$	(weighted mean) = 4
20%	
10%	

↓
performed better
Time same as single cycle!!

$$IC \times t_{max} = 4 \times 2ns = 8ns$$

Single cycle: $CPI = 1$ (best)
multi " : $t = 2ns$ (~)

If Assume

- all instr's are indep. of each other
- no change in control flow (i.e. top-bottom exec.), then $CPI = 1$
(bridge, car assembly, bricks, M)

pipeline archi

Fec 3-4-22.

Pipelined Architecture

Chaining of Instructions

Single Cycle : CPI = 1

Multicycle: T ↓

Subtasks

1. Instruction fetch (IF)

2. Operand read (ID = Direct decode?)

3. Execute (EX)

4. Memory Access (Mem)

5. Write back result (WB)

A. If ID EX Mem WB


B. If ID EX - Mem - WB

C. " " " "

D. " " " "

E. " " " "


Assembly line



Controllers (for control signals)
(Combinational logic: e.g. K-maps..)

NP

IF ID EX MEM WB



2 cycles wasted if $R_1 = R_2$

- Can predict: do branch if last time taken (i.e. branched), then branch this time too


PC	BTB	HB	History Bit
100	200	1	
300	400	1	

uncond'nat \Rightarrow always branched

don't need cond'nat

last time branched...

\rightarrow





isn't prediction

\rightarrow I2

to fetch this, br to use PC+4
but we already changed it
to PC+4 + (IMM16x4) for I20...
 \rightarrow use this.

Branch / Smith Predictor




Dependency $\rightarrow 2$

$$I_1: r_3 = r_2 + r_3$$

$$I_2: r_4 = r_3 + r_4$$

$$I_3: r_7 = r_4 + r_8$$

If $R_{RD}^{ID} = R_{RF}$ or $R_{RD}^{ID} = R_{Mem}^{Mem}$



$I_1: r_1 \leftarrow Mem(r_1 + r_2)$ (i.e. $M[r_1 + r_2]$) (Load)

 $r_2 = r_1 + r_3$

1

2

3

4 $I_3, I_2 - I_1$

5 $I_1, I_2, I_3 - I_1$

If α fn load & 0.1 α (load+dependency)

$$\downarrow$$

$$CPI = 1 + \frac{(0.1\alpha) \times 1}{10}$$

Compiler can help:

e.g. $a = b + c$
 $d = a + e$

Load r_1, b
 Load r_2, c
 Add r_3, r_1, r_2
 Store r_3, d

Shift it \otimes

now
 third dep
 does not cause stalling
 (cancel data by reading)

k/a Code Reordering

Page No. 2019
 Date

Lec 5-4-22

Pipelined Architecture (contd.)

216 Chapt.

Assumptions

- ① Independence of Inst's
- ② No change in control flow

I₁: J loc
I₂: ADD R₁, R₂, R₃

I₃
I₄
I₅
I₆

I₇
I₈
I₉
I₁₀

I₁₁
I₁₂
I₁₃
I₁₄

I₁₅
I₁₆
I₁₇
I₁₈

I₁₉
I₂₀
I₂₁
I₂₂

I₂₃
I₂₄
I₂₅
I₂₆

I₂₇
I₂₈
I₂₉
I₃₀

I₃₁
I₃₂
I₃₃
I₃₄

I₃₅
I₃₆
I₃₇
I₃₈

I₃₉
I₄₀
I₄₁
I₄₂

I₄₃
I₄₄
I₄₅
I₄₆

I₄₇
I₄₈
I₄₉
I₅₀

I₅₁
I₅₂
I₅₃
I₅₄

I₅₅
I₅₆
I₅₇
I₅₈

I₅₉
I₆₀
I₆₁
I₆₂

I₆₃
I₆₄
I₆₅
I₆₆

I₆₇
I₆₈
I₆₉
I₇₀

I₇₁
I₇₂
I₇₃
I₇₄

I₇₅
I₇₆
I₇₇
I₇₈

I₇₉
I₈₀
I₈₁
I₈₂

I₈₃
I₈₄
I₈₅
I₈₆

I₈₇
I₈₈
I₈₉
I₉₀

I₉₁
I₉₂
I₉₃
I₉₄

I₉₅
I₉₆
I₉₇
I₉₈

I₉₉
I₁₀₀
I₁₀₁
I₁₀₂

I₁₀₃
I₁₀₄
I₁₀₅
I₁₀₆

I₁₀₇
I₁₀₈
I₁₀₉
I₁₁₀

I₁₁₁
I₁₁₂
I₁₁₃
I₁₁₄

I₁₁₅
I₁₁₆
I₁₁₇
I₁₁₈

I₁₁₉
I₁₂₀
I₁₂₁
I₁₂₂

I₁₂₃
I₁₂₄
I₁₂₅
I₁₂₆

I₁₂₇
I₁₂₈
I₁₂₉
I₁₃₀

I₁₃₁
I₁₃₂
I₁₃₃
I₁₃₄

I₁₃₅
I₁₃₆
I₁₃₇
I₁₃₈

I₁₃₉
I₁₄₀
I₁₄₁
I₁₄₂

I₁₄₃
I₁₄₄
I₁₄₅
I₁₄₆

I₁₄₇
I₁₄₈
I₁₄₉
I₁₅₀

I₁₅₁
I₁₅₂
I₁₅₃
I₁₅₄

I₁₅₅
I₁₅₆
I₁₅₇
I₁₅₈

I₁₅₉
I₁₆₀
I₁₆₁
I₁₆₂

I₁₆₃
I₁₆₄
I₁₆₅
I₁₆₆

I₁₆₇
I₁₆₈
I₁₆₉
I₁₇₀

I₁₇₁
I₁₇₂
I₁₇₃
I₁₇₄

I₁₇₅
I₁₇₆
I₁₇₇
I₁₇₈

I₁₇₉
I₁₈₀
I₁₈₁
I₁₈₂

I₁₈₃
I₁₈₄
I₁₈₅
I₁₈₆

I₁₈₇
I₁₈₈
I₁₈₉
I₁₉₀

I₁₉₁
I₁₉₂
I₁₉₃
I₁₉₄

I₁₉₅
I₁₉₆
I₁₉₇
I₁₉₈

I₁₉₉
I₂₀₀
I₂₀₁
I₂₀₂

I₂₀₃
I₂₀₄
I₂₀₅
I₂₀₆

I₂₀₇
I₂₀₈
I₂₀₉
I₂₁₀

I₂₁₁
I₂₁₂
I₂₁₃
I₂₁₄

I₂₁₅
I₂₁₆
I₂₁₇
I₂₁₈

I₂₁₉
I₂₂₀
I₂₂₁
I₂₂₂

I₂₂₃
I₂₂₄
I₂₂₅
I₂₂₆

I₂₂₇
I₂₂₈
I₂₂₉
I₂₃₀

I₂₃₁
I₂₃₂
I₂₃₃
I₂₃₄

I₂₃₅
I₂₃₆
I₂₃₇
I₂₃₈

I₂₃₉
I₂₄₀
I₂₄₁
I₂₄₂

I₂₄₃
I₂₄₄
I₂₄₅
I₂₄₆

I₂₄₇
I₂₄₈
I₂₄₉
I₂₅₀

I₂₅₁
I₂₅₂
I₂₅₃
I₂₅₄

I₂₅₅
I₂₅₆
I₂₅₇
I₂₅₈

I₂₅₉
I₂₆₀
I₂₆₁
I₂₆₂

I₂₆₃
I₂₆₄
I₂₆₅
I₂₆₆

I₂₆₇
I₂₆₈
I₂₆₉
I₂₇₀

I₂₇₁
I₂₇₂
I₂₇₃
I₂₇₄

I₂₇₅
I₂₇₆
I₂₇₇
I₂₇₈

I₂₇₉
I₂₈₀
I₂₈₁
I₂₈₂

I₂₈₃
I₂₈₄
I₂₈₅
I₂₈₆

I₂₈₇
I₂₈₈
I₂₈₉
I₂₉₀

I₂₉₁
I₂₉₂
I₂₉₃
I₂₉₄

I₂₉₅
I₂₉₆
I₂₉₇
I₂₉₈

I₂₉₉
I₃₀₀
I₃₀₁
I₃₀₂

I₃₀₃
I₃₀₄
I₃₀₅
I₃₀₆

I₃₀₇
I₃₀₈
I₃₀₉
I₃₁₀

I₃₁₁
I₃₁₂
I₃₁₃
I₃₁₄

I₃₁₅
I₃₁₆
I₃₁₇
I₃₁₈

I₃₁₉
I₃₂₀
I₃₂₁
I₃₂₂

I₃₂₃
I₃₂₄
I₃₂₅
I₃₂₆

I₃₂₇
I₃₂₈
I₃₂₉
I₃₃₀

I₃₃₁
I₃₃₂
I₃₃₃
I₃₃₄

I₃₃₅
I₃₃₆
I₃₃₇
I₃₃₈

I₃₃₉
I₃₄₀
I₃₄₁
I₃₄₂

I₃₄₃
I₃₄₄
I₃₄₅
I₃₄₆

I₃₄₇
I₃₄₈
I₃₄₉
I₃₅₀

I₃₅₁
I₃₅₂
I₃₅₃
I₃₅₄

I₃₅₅
I₃₅₆
I₃₅₇
I₃₅₈

I₃₅₉
I₃₆₀
I₃₆₁
I₃₆₂

I₃₆₃
I₃₆₄
I₃₆₅
I₃₆₆

I₃₆₇
I₃₆₈
I₃₆₉
I₃₇₀

I₃₇₁
I₃₇₂
I₃₇₃
I₃₇₄

I₃₇₅
I₃₇₆
I₃₇₇
I₃₇₈

I₃₇₉
I₃₈₀
I₃₈₁
I₃₈₂

I₃₈₃
I₃₈₄
I₃₈₅
I₃₈₆

I₃₈₇
I₃₈₈
I₃₈₉
I₃₉₀

I₃₉₁
I₃₉₂
I₃₉₃
I₃₉₄

I₃₉₅
I₃₉₆
I₃₉₇
I₃₉₈

I₃₉₉
I₄₀₀
I₄₀₁
I₄₀₂

I₄₀₃
I₄₀₄
I₄₀₅
I₄₀₆

I₄₀₇
I₄₀₈
I₄₀₉
I₄₁₀

I₄₁₁
I₄₁₂
I₄₁₃
I₄₁₄

I₄₁₅
I₄₁₆
I₄₁₇
I₄₁₈

I₄₁₉
I₄₂₀
I₄₂₁
I₄₂₂

I₄₂₃
I₄₂₄
I₄₂₅
I₄₂₆

I₄₂₇
I₄₂₈
I₄₂₉
I₄₃₀

I₄₃₁
I₄₃₂
I₄₃₃
I₄₃₄

I₄₃₅
I₄₃₆
I₄₃₇
I₄₃₈

I₄₃₉
I₄₄₀
I₄₄₁
I₄₄₂

I₄₄₃
I₄₄₄
I₄₄₅
I₄₄₆

I₄₄₇
I₄₄₈
I₄₄₉
I₄₅₀

I₄₅₁
I₄₅₂
I₄₅₃
I₄₅₄

I₄₅₅
I₄₅₆
I₄₅₇
I₄₅₈

I₄₅₉
I₄₆₀
I₄₆₁
I₄₆₂

I₄₆₃
I₄₆₄
I₄₆₅
I₄₆₆

I₄₆₇
I₄₆₈
I₄₆₉
I₄₇₀

I₄₇₁
I₄₇₂
I₄₇₃
I₄₇₄

I₄₇₅
I₄₇₆
I₄₇₇
I₄₇₈

I₄₇₉
I₄₈₀
I₄₈₁
I₄₈₂

I₄₈₃
I₄₈₄
I₄₈₅
I₄₈₆

I₄₈₇
I₄₈₈
I₄₈₉
I₄₉₀

I₄₉₁
I₄₉₂
I₄₉₃
I₄₉₄

I₄₉₅
I₄₉₆
I₄₉₇
I₄₉₈

I₄₉₉
I₅₀₀
I₅₀₁
I₅₀₂

I₅₀₃
I₅₀₄
I₅₀₅
I₅₀₆

I₅₀₇
I₅₀₈
I₅₀₉
I₅₁₀

I₅₁₁
I₅₁₂
I₅₁₃
I₅₁₄

I₅₁₅
I₅₁₆
I₅₁₇
I₅₁₈

I₅₁₉
I₅₂₀
I₅₂₁
I₅₂₂

I₅₂₃
I₅₂₄
I₅₂₅
I₅₂₆

I₅₂₇
I₅₂₈
I₅₂₉
I₅₃₀

I₅₃₁
I₅₃₂
I₅₃₃
I₅₃₄

I₅₃₅
I₅₃₆
I₅₃₇
I₅₃₈

I₅₃₉
I₅₄₀
I₅₄₁
I₅₄₂

I₅₄₃
I₅₄₄
I₅₄₅
I₅₄₆

I₅₄₇
I₅₄₈
I₅₄₉
I₅₅₀

I₅₅₁
I₅₅₂
I₅₅₃
I₅₅₄

I₅₅₅
I₅₅₆
I₅₅₇
I₅₅₈

I₅₅₉
I₅₆₀
I₅₆₁
I₅₆₂

I₅₆₃
I₅₆₄
I₅₆₅
I₅₆₆

I₅₆₇
I₅₆₈
I₅₆₉
I₅₇₀

I₅₇₁
I₅₇₂
I₅₇₃
I₅₇₄

I₅₇₅
I₅₇₆
I₅₇₇
I₅₇₈

I₅₇₉
I₅₈₀
I₅₈₁
I₅₈₂

I₅₈₃
I₅₈₄
I₅₈₅
I₅₈₆

I₅₈₇
I₅₈₈
I₅₈₉
I₅₉₀

I₅₉₁
I₅₉₂
I₅₉₃
I₅₉₄

I₅₉₅
I₅₉₆
I₅₉₇
I₅₉₈

I₅₉₉
I₆₀₀
I₆₀₁
I₆₀₂

I₆₀₃
I₆₀₄
I₆₀₅
I₆₀₆

I₆₀₇
I₆₀₈
I₆₀₉
I₆₁₀

I₆₁₁
I₆₁₂
I₆₁₃
I₆₁₄

I₆₁₅
I₆₁₆
I₆₁₇
I₆₁₈

I₆₁₉
I₆₂₀
I₆₂₁
I₆₂₂

I₆₂₃
I₆₂₄
I₆₂₅
I₆₂₆

I₆₂₇
I₆₂₈
I₆₂₉
I₆₃₀

I₆₃₁
I₆₃₂
I₆₃₃
I₆₃₄

I₆₃₅
I₆₃₆
I₆₃₇
I₆₃₈

I₆₃₉
I₆₄₀
I₆₄₁
I₆₄₂

I₆₄₃
I₆₄₄
I₆₄₅
I₆₄₆

I₆₄₇
I₆₄₈
I₆₄₉
I₆₅₀

I₆₅₁
I₆₅₂
I₆₅₃
I₆₅₄

I₆₅₅
I₆₅₆
I₆₅₇
I₆₅₈

I₆₅₉
I₆₆₀
I₆₆₁
I₆₆₂

I₆₆₃
I₆₆₄
I₆₆₅
I₆₆₆

I₆₆₇
I₆₆₈
I₆₆₉
I₆₇₀

I₆₇₁
I₆₇₂
I₆₇₃
I₆₇₄

I₆₇₅
I₆₇₆
I₆₇₇
I₆₇₈

I₆₇₉
I₆₈₀
I₆₈₁
I₆₈₂

I₆₈₃
I₆₈₄
I₆₈₅
I₆₈₆

I₆₈₇
I₆₈₈
I₆₈₉
I₆₉₀

I₆₉₁
I₆₉₂
I₆₉₃
I₆₉₄

I₆₉₅
I₆₉₆
I₆₉₇
I₆₉₈

I₆₉₉
I₇₀₀
I₇₀₁
I₇₀₂

I₇₀₃
I₇₀₄
I₇₀₅
I₇₀₆

I₇₀₇
I₇₀₈
I₇₀₉
I₇₁₀

I₇₁₁
I₇₁₂
I₇₁₃
I₇₁₄

I₇₁₅
I₇₁₆
I₇₁₇
I₇₁₈

I₇₁₉
I₇₂₀
I₇₂₁
I₇₂₂

I₇₂₃
I₇₂₄
I₇₂₅
I₇₂₆

I₇₂₇
I₇₂₈
I₇₂₉
I₇₃₀

I₇₃₁
I₇₃₂
I₇₃₃
I₇₃₄

I₇₃₅
I₇₃₆
I₇₃₇
I₇₃₈

I₇₃₉
I₇₄₀
I₇₄₁
I₇₄₂

I₇₄₃
I₇₄₄
I₇₄₅
I₇₄₆

I₇₄₇
I₇₄₈
I₇₄₉
I₇₅₀

I₇₅₁
I₇₅₂
I₇₅₃
I₇₅₄

I₇₅₅
I₇₅₆
I₇₅₇
I₇₅₈

I₇₅₉
I₇₆₀
I₇₆₁
I₇₆₂

I₇₆₃
I₇₆₄
I₇₆₅
I₇₆₆

I₇₆₇
I₇₆₈
I₇₆₉
I₇₇₀

I₇₇₁
I₇₇₂
I₇₇₃
I₇₇₄

I₇₇₅
I₇₇₆
I₇₇₇
I₇₇₈

I₇₇₉
I₇₈₀
I₇₈₁
I₇₈₂

I₇₈₃
I₇₈₄
I₇₈₅
I₇₈₆

I₇₈₇
I₇₈₈
I₇₈₉
I₇₉₀

I₇₉₁
I₇₉₂
I₇₉₃
I₇₉₄

I₇₉₅
I₇₉₆
I₇₉₇
I₇₉₈

I₇₉₉
I₈₀₀
I₈₀₁
I₈₀₂

I₈₀₃
I₈₀₄
I₈₀₅
I₈₀₆

I₈₀₇
I₈₀₈
I₈₀₉
I₈₁₀

I₈₁₁
I₈₁₂
I₈₁₃
I₈₁₄

I₈₁₅
I₈₁₆
I₈₁₇
I₈₁₈

I₈₁₉
I₈₂₀
I₈₂₁
I₈₂₂

I₈₂₃
I₈₂₄
I₈₂₅
I₈₂₆

I₈₂₇
I₈₂₈
I₈₂₉
I₈₃₀

I₈₃₁
I₈₃₂
I₈₃₃
I₈₃₄

I₈₃₅
I₈₃₆
I₈₃₇
I₈₃₈

I₈₃₉
I₈₄₀
I₈₄₁
I₈₄₂

I₈₄₃
I₈₄₄
I₈₄₅
I₈₄₆

I₈₄₇
I₈₄₈
I₈₄₉
I₈₅₀

I₈₅₁
I₈₅₂
I₈₅₃
I₈₅₄

I₈₅₅
I₈₅₆
I₈₅₇
I₈₅₈

I₈₅₉
I₈₆₀
I₈₆₁
I₈₆₂

I₈₆₃
I₈₆₄
I₈₆₅
I₈₆₆

I₈₆₇
I₈₆₈
I₈₆₉
I₈₇₀

I₈₇₁
I₈₇₂
I₈₇₃
I₈₇₄

I₈₇₅
I₈₇₆
I₈₇₇
I₈₇₈

I₈₇₉
I₈₈₀
I₈₈₁
I₈₈₂

I₈₈₃
I₈₈₄
I₈₈₅
I₈₈₆

I₈₈₇
I₈₈₈
I₈₈₉
I₈₉₀


I₈₉₁
I₈₉₂
I₈₉₃
I₈₉₄

I₈₉₅
I₈₉₆
I₈₉₇
I₈₉₈

I<sub

if no indep instr found \rightarrow put NOP (no op) after branch
 DLX / MIPS / SPARC : $\xrightarrow{\text{Branch Delay Slot}}$

So, if $r_1 = r_0 + r_2$
 $\text{beq } r_4, r_5, \text{skip}$ $\xrightarrow{\text{shuffle}}$
 to compute skip addr,
 do $\text{PC} + 4 + 3MM \times 4$
 then "next" addr.
 \therefore programmer coded well
 $r_1 = \dots$
 $\text{beq} \dots$
 but addrs not
 $\text{beq} \dots$
 $r_1 = \dots$



$$\frac{\text{Data}}{\text{Second}} = \frac{\text{Data}}{\text{Instn}} \times \frac{\text{Instn's}}{\text{Cycle}} \times \frac{\text{Cycle}}{\text{Second}}$$

BW Bandwidth
 $4B$ (32 bits)
 $\xrightarrow{1}$ (CPI) $^{-1}$
 $\xrightarrow{10^9}$
 $\xrightarrow{\text{max IPC}}$
 In case 20% load/store
 $(4 + 0.2 \times 4)B$

$$= 12 \text{ Gbps}$$

$$= 36 \text{ Gbps}$$

→ 4-8x3 Gbps
 c.g. core #7
 4 cores, each takes 16B
 \downarrow
 $4.8 \times 3 \times 16 \text{ Gbps}$ $\xrightarrow{\text{this kind of BW needed}}$

for ($i=0; i < 1000; i++$) {

I_1 : $\xrightarrow{\text{(Locality of reference)}}$

I_2 : $\xrightarrow{\text{16B boundary}}$

I_3 : $\xrightarrow{\text{another step (shuf + assembly line)}}$

 time overlapped by I_1
 $\xrightarrow{200+1}$ $\xrightarrow{1+1}$ $\xrightarrow{1+1}$ $\xrightarrow{1+1}$

\downarrow $\xrightarrow{204}$

 Next time
 $\xrightarrow{1+1}$ $\xrightarrow{1+1}$ $\xrightarrow{1+1}$ $\xrightarrow{1+1}$

\downarrow $\xrightarrow{4}$ overlapped by next...

\downarrow $\xrightarrow{204+4 \times 999}$


otherwise: $\frac{200 \times 4 \times 1000}{4000} \xrightarrow{400}$

CPI:
 $\frac{4200}{4000} = 1.05$


```
# for(i=0; i<1000; i++) {
    if (i%2 == 0) {
        I20
        I21
    }
}
```

```
else {
    I0
    I1
}
```

3



→ do 7 : separate chunks. (8Bytes $\frac{1}{2}$ here)




$$CPI = \frac{201 + 201 + 2 + \dots + 2}{2000} = \frac{402 + 2 \times 999}{2000}$$

$$= \frac{399 + 4 + 2 \times 998}{2000}$$

$$= \frac{2398}{2000} \approx 1.2 \text{ (close to 1)}$$

⇒ bring instr's w/ 2 branches.



32 kB cache mem.

Questions ↑ :





1. Where to place?


2. How to identify? — base I₂₁ etc.

3. When to evict? — after memory access

4. How to handle write? — (data in cache, memory)

1024 B
Assume 16B memory & 16B chunk/Blocks





but

e.g. $I_0 - I_1$, $I_{20} - I_{21}$ (example)


same chunk $\leftarrow B_1$ $\leftarrow B_5$

\Rightarrow performance ↓ +. (\because will kick-out the other). if hit bring B_1 , pending B_5 .

So, allow to go anywhere on the 4 chunks

now hv to use 6 bits to identify
TAG (6 bits).

But now need to match 6 bits.



4 questions 229

- ①: mis(ion)
Problem: e.g. for ()
if ($i_2 = 0$)
 $B_1 \leftarrow \{I_0, \dots\}$


\leftarrow else $I_{20} \leftarrow \{I_0, \dots\}$

then after every iteration $CBAQ$ content replaced.

②: M2; e.g. 4GB RAM, 64B blocks, 32KB cache \rightarrow 512 things to compare in II.

"Fully Asynchronous"


③: Middle Way: make sets of chunks of Cache Mem.
& direct mapping to sets, but inside set, can be placed anywhere.



\hookrightarrow 1 bit reg. (LSB = 1/2)
& 5 bits to identify within set.
(TAG)

Lec 6-4-92


Branch Predictor



e.g. of loop

→ 1110 2 bits (History)

use MCB for pred" ($O_1 : \frac{NT}{T}$) not taken
taken



\Rightarrow Now only 1 wrong decision (at exit)
(\neq time of all: 3 wrong decisions)

2 bits : $3 + 999 \times 1$ out of $10 \times 1000 \rightarrow 85-90\%$ accuracy
 Single bit : ~80-85%.

Example χ^2_{n-1} , 90% accuracy

$$\downarrow$$

$$CPI = 1 + \alpha \times \frac{1}{10} \times 2$$

$$= (1 + 0.2\alpha)$$

$$\text{if } \alpha = 0.2 \rightarrow \frac{1+0.04}{\cancel{1.04}} = \underline{\underline{1.04}}$$

Correlation b/w branches

(\leftarrow 2-bit branch predictor considering all branches as independent)

$$\# \tau_1 = r_1 + r_2$$

12 : beg. r_4, r_5 , skip

$$I_3 : \lambda_7 = \lambda_8 + h_9$$


Can put a rule in ISA:
an instrⁿ is always executed
after branch.
↓

skip: $r_7 = r_6 + h_7$

125

can do : reshuffle I_2
must be indep of branch
in reg A...
↓
1 cycle saved

Even if $f = 100\text{ Hz}$ (bit rate), then CPI ~ 1.15
data dep, control flow




IF1 - IF2 - ID - EX - MEM1 - MEM2 - WB

$$\# \quad \text{IPC} = \frac{1}{\text{CPI}}$$

Inst's per cycle

CPI ≈ 1 (1.3 / 1.4) for pipelined.

* can pick instr's from multiple Src's \Rightarrow independent




✓ CPI = 5 for each src
But combined, CPI = 1


Context (each process has)

1. Memory (Core segment/Data segment/Stack segment)
2. RF
3. PC
4. Files

Need multiple PCs



& multiple RFs




Blocks in a set: determined by how many concurrent matches can be done
e.g. 5 bits in prev ex.


Qs 1, 2 done


Q3: Whom to Evict? [no question in Direct Mapping, bcoz e.g. [B1 B5 B9...]
→ kick out existing.]

- can do: remove blocks by FIFO


But not an efficient M, bcoz B1 might be used...

- LRU: least recently used

e.g. 

Now B5 used → do 

then B1 → [B1 B5 B20 B7] →
then B21 → [B21 B1 B5 B20]

then :

hence to maintain queues for each set (for set associative mapping)

hence to do lot of work.

approx'g: FIFO BUT NOT MRU

Q4: How to handle writers:

- different images in cache & memory
- single processor → first see of int in Cache (multi-hw?)

If hit in system
the miss → read from memory

to signify that a CB is modified → maintain 1 bit



- if modified, then if evicting,
write back to memory

→ can use a temp. loc.
& then write back from it (to save time)

but memory traffic ↑


Write-back policy

- Write-through policy

→ while modifying cache → write into memory too
(✓ also for multiple processors). ↓

while evicting, no dirty bit reg...

Q5: How much gains?



hit rate: h (~90-95%)

misses": m = 1 - h

$$t_A = t_C + m \cdot t_M$$

: always cache is accessed at first

$$= 1 + 0.1 \times 200 = 21$$

✓ for 2-level cache

$$t_A = t_{L1} + m_1 t_{L2} + m_1 m_2 t_M$$

$$= 1 + 0.1 \times 10 + 0.01 \times 200$$

$$= \boxed{4}$$

10 cycles to access L2 cache

- 3-level cache 32 KB 512 KB 2 MB

1 10 50

↓ ($t_{L_i} = 10, i=1,2,3$)

$$CPI = \cancel{1} + t_{L1} + m_1 t_{L2} + m_1 m_2 t_{L3} + m_1 m_2 m_3 t_M$$

$$= 1 + 0.1 \times 10 + 0.1 \times 0.1 \times 50$$

$$+ (0.1)^3 \times 200$$

$$= 1 + 1 + 0.5 + 0.2$$

$$= \boxed{2.7}$$

(diminishing returns!)

Ques: (Ghz, 1GHz) -> Single cycle
Main access

$$M_2 = 3 \times 10^9 + 2 \times 32 + 25 < 2^2$$


$t_{L2} = 2$

$t_M = 1$

$t_A = 1 + 10 + 2 + 1 = 14$

Sec 11-4-21

Hierarchy of Memory



$$t_A = t_{L1} + m_1 t_{L2} + m_1 m_2 t_{L3} + m_1 m_2 m_3 t_M$$


3C-model

1: Compulsory Miss (cold start) (~ first time brought the block)

2: Capacity miss

3: Conflict miss — max in the direct mapping, min in fully assoc.

further capacity miss
(cannot afford edge detection)



Dec. 12-4-22

Multiple RFs for : e.g. $a'_1 = b'_1 + b'_2$
and $b'_2 = b'_2 + b'_3$

To improve CPI of individual src,b 112e
e.g. matrices.

- Threads (theoretically, 10^4 for B) :: indep
- execute same instr's : 100 mult + 99 add's
- private PC, PAF, STACK, A
- Actv. RF
- SRA (from ZF, G, EX, MEM, WB)


gives CPI ≈ 1 for the matrix ex.

Parallel Programming

e.g. $\text{for } (i=0; i<1000; i++)$ → pThread
 $\quad \quad \quad A(i) = B(i) + C(i)$ ←
 $\quad \quad \quad X A(i) = A(i-1) + B(i)$ → threads not indep.
 Dependency

Logical cores (my: 2x Physical cores)
 can provide indep. Stream of instr's.

- Example:



so $A \cdot B \Rightarrow$ store B as B^T to prevent this.

Graphs: CSR/OSC


To low CPI < 1 : Fetch multiple instr's at once (use multiple pipes)

TF	ZP
ID	ID
EX	EX
MEM	MEM
WB	WB

✓ if indep. instr's
BUT ↗

- I₁: $a = b + c$
- I₂: $d = a + e$
- I₃: $p = q + r$
- I₄: $s = p + t$
- I₅: $i = j + k$


Data flow / control graphs: DFG



Theoretically, I₁, I₃, I₅ in || → "1 cycle" (just three)
 Then I₂, I₄ " " → 2 cycles
 $\Rightarrow I_1, I_3, I_5$
 I_2
 I_4

$$IPC = 5/2 = 2.5 (> 1!)$$

To produce the DFG.




Superscalar

Paradigm shift: Program ~~exec~~ "guided exec" (PC, ...)
to
Data guided exec.

Issues :- debugging difficult. (e.g. just a shred has been updated, but in 1 cycle, a, p, i updated)

- use temporary storage (don't write p, i into RF (so that program can debug), but store in temp ✓)



SMT, P4 (Hyperthreading)
(can use different inst streams)

Page No. 241
Date

Size, Associativity
of Cache.