


# Four Bit ALU



## Four bit ALU

### Selector


To create the selector, I planned to use a  $8 \times 1$  MUXE, which takes in a 3 bit input along with 8 different result 8bit-logic vectors and based on the 3 bit vector (selector), ~~the~~ one of the 8 vectors is chosen correspondingly and given as output.

To make an  $8 \times 1$  MUX, I used seven  $2 \times 1$  MUXES connected such that the  $i^{\text{th}}$  result is selected when 'i' in binary is given as inputs. I also modified the MUXES to take in <sup>two</sup> 8bit logic vectors as inputs and give out the selected result. (refer to mux.vhd)

The selectors  $(2^3)$  are connected such that at every step based on the values of 'sel', one of the input vectors the number of results will be filtered to half and after 3 rounds, the expected result from the expected arithmetic or logical unit is obtained.

(see below image for ~~clear~~ idea)

### EightOneMux:SELECTOR1



Fourbit Carry Look Ahead adder (000: addition , 001: subtraction)

Used logic and design discussed in class to implement the adder which does addition in  $\log_2 n$  time . Made use of a partial full-adder component to find  $p_i$ ,  $g_i$  and  $s_i$ 's .

finally found the carries and the cout.

To perform subtraction, we use the method of 2's complement by performing XOR between digits of 'b' and '1'. Then we add ~~the~~ to get the difference ' $a-b$ '. The answers are 5 ~~digits~~ bits long and the upper 3 bits are set to don't care .

(see figures below)

$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i \cdot C_i$$


$$C_1 = G_0 + P_0 C_{in}$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_{in}$$


$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{in}$$

$$C_{out} = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{in}$$

# Addition



# Subtraction



multiplier (010)

- Array multiplier circuit (shown below) is used. It mimics the multiplication process in a direct way using and gates, half adders and full adders to obtain the result which is 8 bit std\_logic\_vector.


unsigned multiplication

$$\begin{array}{r} & A_3 & A_2 & A_1 & A_0 \\ \times & B_3 & B_2 & B_1 & B_0 \\ \hline & A_3B_0 & A_2B_0 & A_1B_0 & A_0B_0 \\ & A_2B_1 & A_1B_1 & A_0B_1 & \\ & A_1B_2 & A_0B_2 & & \\ & A_0B_3 & & & \\ \hline S_6 & S_5 & S_4 & S_3 & S_2 & S_1 & S_0 \end{array}$$


partial products

Cout


# Array Multiplier Circuit



Multiplier:MUL1



# Multiplication



## Comparator (0/1)

I used my own logic (at least that what I think cause I got the idea) to implement this. I use a full-adder (4bit carry lookahead) and obtain the difference  $\underbrace{a-b}_{\text{diff}}$ . if the sign-bit ~~is 1~~ is 0 then  $a-b < 0$   
of  $a-b$  is 1 then  $a-b > 0$ . if ~~it is 0~~ it is 0 then  $a-b < 0$

$\Rightarrow a < b$ . if  $a-b$  is  $\begin{smallmatrix} 1000 \\ \text{sign bit} \end{smallmatrix}$ , then  $a=b$ . So first I check equality and get the middle bit of result, the 3 bit output vector.

$$\text{result}(1) = !(!(\text{signbit}) \vee (\text{diff}(0)) \vee \text{diff}(1) \vee \text{diff}(2) \vee \text{diff}(3))$$


$\uparrow$  will be 1 only if the above '1000' case present.

to get the other 2 bits,


$$\text{result}(0) = (!\text{result}(1)) \wedge (!\text{sign-bit}) \quad \leftarrow \begin{array}{l} \text{will be 1} \\ \text{only when } a < b \end{array}$$

$$\text{result}(2) = (!\text{result}(1)) \wedge (\text{sign-bit}) \quad \leftarrow \begin{array}{l} \text{will be 1} \\ \text{only when } a > b \end{array}$$

### Comparator:COMP1



# Comparison



## Bitwise operators

Quite straightforward.


we apply the NAND, NOR, XOR, XNOR operators bitwise on corresponding bits of a and b to get resulting 'c'.  
the definitions of the operators are in 'and', 'or' and 'not' gates.

e.g. XOR


$$c(0) \leftarrow (a(0) \text{ and } \text{not}(b(0))) \text{ or } (\text{not}(a(0)) \text{ and } b(0))$$

(see pic below and waveforms).


## BitwiseNOR:NOR1




## Bitwise NAND



# Bitwise NOR



# Bitwise XOR



# Bitwise XNOR

