COMPUTER ARCHITECTURE

X	PERFORMANCE	METRICS

* Performance & 1

Time = # instructions x 'cycles per instruction x time per cycle

compiler tech. # DLP clock speed

* ISA (Instruction set architecture) is the inverface between software and hardware. It provides a behavioural abstraction to the software and a set of specifications to the hardware or mammative Eg:- ARM ISA can run on Apple MI or Snopdragon hardware 286 ISA can run on Inetel or AMD hardware.

* The hardware i.e. computer organisations is chosen based on its frequent job. i.e. floating point ups, integer ops, data ilo.

We generally rate machines based on 1-

- · No. of commes (For mulbithreaded programs)
- · GPU (For vectorized operations)
- · Clock speed
- · RAM

* SPEC (system Performance Evaluation Conscrium):

Created a set of programs representative of all programs.

These are the SPEC CPU Benchmarks (2017).

Companies generally release the ratio of time taken by beir machine to the time taken by a standard machine.

* Another metric used to evaluate is MIPS (Million instructions per second). = #Instr.
Time x 105

be revally used to report the upper bound of a machine's performance.

М	Т	W	Т	F	S	S
Page						
Date:					YO	UVA

Similarly, we also have MPLOPS C Million floating point ups per sec.), generally used to measure performance of super computers.

- * To find average values, we use 1-
 - · for bone: Arithematic mean
 - · for hime ratios: Geometric mean
 - · for MIPS / MFLOPS: Harmonic mean.

ISA DESIGN :

The ISA needs to perform a minimal set of arithemotics & logical operations taking convenience into account. It should also be able to des communicate with memory (RAM). It should also have instructions for changing control flow.

These provide enough generality to be Turing complete.

A typical instruction will look like:

Operation Operands Destination.

The size of the instauchbase will be (in bits).


= Tog (No. of possible operations)

+ (No of operands + Dest) x Tlog_ (size of memory in bytes)

Note: Running a program with himsted RAM: If the size of the program is larger than the RAM size, it is the sequentially, taking only parts out of the secondary storage to the RAM. This has a lot of time overhead

Since memory is expensive, we try to make the ISA as memory efficient as possible. Another combraint to the ISA is slowness of memory. (multiple clock cycles needed).

The ISA should also address ease of programming.



A = B+C*D: load C; mul D; readd B; store A;

This is called an accumulator based architecture.

A = B*C + D*E: load B; mul C; store # T,;

load D; mul E; add Ti; store A;


This illustrates that the accumulator is again a bottleneck

The can converceme the issue using a small number of registers to act as temporary storage (which also overcomes slowness of memory).

OP AM Addr.

Addressing Mode: Register or Main memory.

With the introduction of registers, the accumulator was eliminated. Now, and the arithernatic & logical operations were performed only on registers. Since see no of registers



Is small, we could afford to have 3 address format for a other matic and logical a opperations

Thus, a 3 address format was introduced on registers.

[OP Reg 1 | Reg 2 | Reg 3]

to transfer data between reg. and memory,

[op | Reg | Mem. addr]

A=B+C: Load TI,B; load T2, C; add TI, 72, 80; store r0, A).

If the number of registers is too small, we may need too
many memory references. But we can converwnite to registers
after that variable has died. Based on empirical evidence,
we use 32 or 64 registers. If the number of live variables
is more, we may have to load & store from memory.

* We have dealt with accessing operands from memory. But, we still need to access instructions from memory. This now becomes the bottleneck. This mand demands more complex instructions, so that less no of instruction reads are needed


* Ease of Programming:

Pointers: We can store addresses in registers just as we store data. This also needs a dereference operator.

**DELEGABLE This requestires an addressing modes; to specify if we are referring to the # content of the register or if it is the data at the address which is content of the register.

Addressing modes:

- 1. Direct Memory: Direct constant address: 0x0ab1
- 2. Register Direct: Content of the register: 81
- 3. Register Indirect: Dereferenced content of register: (81)
- 4. Base + offset: Develorenced a content of register
 + specified offset): (71)40
- 5. Base + index: Dereferenced (content of register + content of second register): (x1)(x2)
- 6. Memory indirect:



Memory

7. Autoincrement/decrement: used to implement stack: Eg: push //eax % rsp.

means put content of east register into address contained in rsp, and increment the content of rsp, suitable to point to pent available language.

8. Constants: One of the operands is a constant.


We can give the value of the constant in the instruction itself. Called Immediate Addressing. There is a limit (usually 32 bits) to the size of constant allowed; beyond that, it has to be breated as a variable.

Op AM Operard, AM2 Operard2 AM3 Dest.

* Memory is byte-addressable, so the instructions are made in multiples of 8 bits.

* RISC ARCHITECTURE:

the machine can only use register contents for ALU, and directly use the instructions to as machine signals



RISC = Reduced Instruction Set Computer. Eg:- ARM

CISC = Complex Instruction Set Computer. Eg:- 286

* Type of encoding: If fixed length encoding is used, it leads to left of inefficiency in cisc. Thus, variable length encoding is used by cisc. This poses problems with decoding and parallel processing of instanctions.

Compiler + Cisc ISA

Compiler + assembler

Compiler + assembler

RISC ISA

Hardware. Machine signals

M	Т	W	Т	F	S	S
Page N						
Date:					YO	UVA

(Note: During development we use low compiler opinization as we want it to compile appropriately for us to debug. The Inproduction, we use high level of optimization).

Intel provides a CISC interface to its software. But internally, it converts it to a RIESC pseudo-ISA. This is called ISA indirection.

High level

RISC (X86) ISA)

Can be done by software or hardware. Intel wises hardware y lookup Eable.

QISC pseudo ISA (Intel micro-operations): Signals

* Parts of ISA:

- · Animmetic & logrical · Memory communication
- Control flow change: Un conditional branch like in functional calls. Also, conditional branch on the result of some arithematice operation. It can happen that the result of the operation gets exacted before the condition is checked Hence, we have CPV flags, which are set when some condition is met. Eg: carry is I, result is 0, overflow flags. These flags are updated after every ALV operation. When we perform a jump, the final address may be absolute or relative to current address.

MIPS ISA:

It is a RISC ISA. Each instruction is 4 bytes. It has 32 registers (RO-R31), each is 32 bits. It is an accumulational LOAD/STORE architecture.

31 Op 1 Opro 1 Opro 2 Dest Empto 0
6 5 5 5 11

3 Op Opril Imm. Dest | Empty).

M	Т	W	Т	F	S	S
Page						
Date:					YO	UVA

All ALU ops are performed only on registers. It also allows immediate (constants) addressing mode. To distinguish these, we have different instructions for the immediate variants of the operation. Alternatively, the last 6 bits of the instruction are also used; for register operation, first 6 bits core o and last 6 are op-code; for immediate operation, first 6. bits are used for the op-code Memory communication: It has only LOAD and STORE instruction. The address can be given as Base+Displacement or Bose + Index (Op | Oprickey) | Deste | Imm 16 Base (RI) R2 Displacement (eg: 80) This does R2 = * (RI+80) if Gp = Load. and *(R+80) = R2 if op = Store. Note: Everything here is byte addressed. We have instructions: SB, LB, EHSH, LH, SW, LM Store byte Stone Half Store Word / Load Word / Load Basetinder we have: Lop 1 aprickeg.) Opr2 (Reg.) Dest (Reg.) Base Index · Jump: Conditional

BEGZ Reg, LOC (Or BNEGG). as each invincion (6) | Op 1 | Imm(6)

is I word long.

If Reg = 0, then shift Imm leggers words ahead. (Note that for this, we need a program counter register, which is actually a pointer to the instruction address in RAM).

For unconditional: I Loc

Op | Imm (20) |

Always,

Program counter (Bytes) += Imm * 4

М	Т	W	Т	F	S	S
Page I						
Date:					YO	UVA

We also have JAL instruction, which loads the program counter to R31 before jumping. This allows function calls. To return, we use JR Reg.

* when we do a jump, the Imm field gives no of instructions
to go relative to the current instruction. But in

BER / BERZ, it is wir't next instruction.

SEQ R1, R2, R3 \leftarrow Set R3 to 0 on equality of R1 and R2 SEQ R1, R2, R3 \leftarrow If R3 = 0, Go to (12+1)×4 instructions BFQ R3, 12 \leftarrow If R3 = ahead.

A jump instriction takes a 26 bit Imm field: It can move 2 26x4 bytes away for a bigger jump, Multiple jumps must be taken.

Also, we have [IR Reg.] instruction, which says "jump to "absolute location" given in register Reg. (in words).

* Function calls: - [JAL Loc]; Jump to Loc (Relative) and
store (current PC + 4) in R31 to allow for return.

We also have [JALR Reg.]

To return, we can then use JR R31

Note that a recursive function call would over-write.
R31 Hence, a stack needs to implemented in memory

To load a constant value into a register, we use

LHI Reg. Immis. The Imm is moved to the most significant to bits of Reg. Thus to store a 32 bit address, we can load the reast significant is bits first, then add the least significant is bits. He also have read-only register Ro which always stores D.

pointer, so we can have a particular register as stack pointer, so we can have in (RS is strack painter here).

ADD RS, RS, 4

M	T	W	T	F	8	S
Page I						
Date:					YO	UVA

0,	Note code to sum the elements of Acros, where start
and the	location of the array is 020001000.
->	ADD RI, RO, 100 -0
	ADD R2, R0, 0 = 4
	ADD R3, R0, 020001000 . 8-8
3-1	LOOP: 2 12
	60 LWI R4, (R3)0
	ADD R2, R2, R4 < 16
1	ADD R3, R3, 4 - 20
Alba.	SUB R1, R1, 1 = 24
130	BNEQ RI, LOOP 28
The same	STORE SWI R2, (R3)0 - 32
	HLT <36
	So, Loop bounslakes to -(32-12) = -5 at instruction attackness
/ [28.
	THE THE PARTY OF T
*	In a function call, when we pass variables, they
	are stored in the stack. Then, as needed, they
	can be stored in registers. This also necessitates
	preserving the registers on the stack.
	3). Steersten laste Colorina and Assessment
X	ARM ISA:
	Predicated execution: Eg:- ADDZ RI, RI, #1
	Cifzeroflagis set.
	The flags can be set by instructions sufficiently S, like
	Movs
	Programable p program counter: RIS is pc. You can carry out
	a jump like ADD RIS, RIS, RI.
	Instructions to push and pop all registers to from


we word.

* MACHINE ORGANISATION FOR RISC (MODER MIPS):

Simple instructions, few instruction formats, fixed encoding

| Op | Opx | Opr 2 | Dest | Func | R


6 5 5 5 6



Let us assume that all ALV ops are R type, all memory addressing is base+displacement (I type), BEB is I type and Jump is I type.



CPU looks like:



The data path to consists of:


- i) functional units : Eg: ALU
- 2) Storage: Programmer's Registers, Program counter, temporary registers, cache
- 3) Steering logic (communication infrastructure):

 It can be broadcast based (To Bus + Tristate logic),
 or point to point (Multiplexor based).


The control unit can extrar be based an combinational logic or finite state marchine.

The state of the machine as visible to the programmer is given by memory tregisters. State bransitions can also occur in one clock cycle or multiple clock cycles.


For the multiple cycle model, the control unit has to be designed as a finite state machine (with where the internal states aren't visible to the programmer).




· Functional units: ALU



· Memory: Programmer's registers (Can read only 2 at



Program counter: Single register:



Memory:
MAR TRAM

Input


Instr Reg. K

* A simple instruction in execution:


R Type : ADD RI, R2, R3 :


Microsogcode: - PC -> Memory -> IR

- · Increment PC by 4: PC -> alu A, 4 -> alu B,
 - aluc -> PC
- · IR [operation] -> control unit



- · IR[opri] > Registerfile A, > D) -> Alu_a
- · IR [Opr 2] -> Register file A2 -> D2 -> Alub
- · Add in ALU -> Aluc -> D3 of RF -> Register file
 IRCOpr3]







SWI 192, (R1) 1000


Just change read to write and take D2 as input

BEB, RI, R2, 100





* Full RISC Machine:



All these devices need control signals, which need to be supplied parallely/ sequentially. The circuit which does this is called the controller. This can be constructed using combinational logic.

The time taken depends on the longest (most delayed)
path. The technological bottleneck is not the clock speed,
it is the circuit delay.

The total time taken for the program execution

= IC × CPI × Clocktime period

Dynamic instruction count: # of instructions actually executed

of resources. We can instead do it step by step over multiple clock cycles. The subtasks in this process are generally: i) Fetching Instruction

2) Update PC

3) Read operands

4) Instruction computation / Memory address

5) Read/write memory

6) Update the stander RF


Thus, for an instruction, the system maintains a state ofor each clock cycle. We also need registers (like the IR, MAR, MDR) at the boundaries between these states.


R type: 1,2,3,4,6

Internal states:


711	CA ZEECS.			
**	PC -> MAR, alu=A		IR 25-21 -> RF_A1	
9	KRAM -> KB IR	\rightarrow	$ \begin{array}{c} \mathbb{DR}_{20-16} \to \mathbb{RF}_{A_2} \\ \mathbb{RF}_{D_1} \to \mathbb{T}_1 \end{array} $	
	+4 → aluB		RFD, → TI	
	aluc ->PC		RF_D ₂ -> T ₂	
	S		Sı	







· I type: 1,2,3,4,5,6 (LW)



* Note: In any state, read happens a parketime in the beginning.

Write happens for all at the very end.

· I type: 1,2,3,4,5 (SW).

