

Binary Arithmetic



06 Jan 2022

CS-230@IITB

32

CADSL

Truth Tables of Logical Operations

- Truth tables are used to show/define the relationships between the truth values of
 - the individual propositions and
 - the compound propositions based on them

p	q	$p \wedge q$	$p \vee q$	$p \oplus q$	$p \Rightarrow q$	$p \Leftrightarrow q$
0	0	0	0	0	1	1
0	1	0	1	1	1	0
1	0	0	1	1	0	0
1	1	1	1	0	1	1

06 Jan 2022

CS-230@IITB

35

CADSL

Truth Table: Full Adder

Z	Y	X	Binary value (C)(S)
0	0	0	0 0
0	0	1	0 1
0	1	0	0 1
0	1	1	1 0
1	0	0	0 1
1	0	1	1 0
1	1	0	1 0
1	1	1	1 1

CARRY SUM

06 Jan 2022

CS-230@IITB

38

CADSL

Single Bit Binary Addition

Given two binary digits (X,Y), we get the following sum (S) and carry (C):

$$\begin{array}{ccccc}
 X & 0 & 0 & 1 & 1 \\
 + Y & +0 & +1 & +0 & +1 \\
 \hline
 C S & 00 & 01 & 01 & 10
 \end{array}$$

0 1

1 0

06 Jan 2022 CS-230@IITB 33 CADSL

Single Bit Binary Addition with Carry

Given two binary digits (X,Y), a carry in (Z) we get the following sum (S) and carry (C):

Carry in (Z) of 0:

$$\begin{array}{ccccc}
 Z & 0 & 0 & 0 & 0 \\
 X & 0 & 0 & 1 & 1 \\
 + Y & +0 & +1 & +0 & +1 \\
 \hline
 C S & 00 & 01 & 01 & 10
 \end{array}$$

Carry in (Z) of 1:

$$\begin{array}{ccccc}
 Z & 1 & 1 & 1 & 1 \\
 X & 0 & 0 & 1 & 1 \\
 + Y & +0 & +1 & +0 & +1 \\
 \hline
 C S & 01 & 10 & 10 & 11
 \end{array}$$

06 Jan 2022 CS-230@IITB 36 CADSL

Multiple Bit Binary Addition


- Extending this to a multiple bit examples:

Carries	00000
Augend	01100
Addend	10001
Sum	11101

06 Jan 2022 CS-230@IITB 39 CADSL

Truth Table: Two Bit Adder

X	Y	Binary Sum (C)(S)
0	0	0 0
0	1	0 1
1	0	0 1
1	1	1 0



06 Jan 2022 CS-230@IITB 34 CADSL

Full Adder: Include Carry Input

Z	Y	X	S = X + Y + Z	
			Decimal value	Binary value
0	0	0	0	0 0
0	0	1	1	0 1
0	1	0	1	0 1
0	1	1	2	1 0
1	0	0	1	0 1
1	0	1	2	1 0
1	1	0	2	1 0
1	1	1	3	1 1

06 Jan 2022 CS-230@IITB 37 CADSL

Single Bit Binary Subtraction

- Given two binary digits (X,Y), we get the following difference (S) and borrow (B)



$$\begin{array}{ccccc}
 X & 0 & 1 & 0 & 1 \\
 - Y & -0 & -1 & -0 & -1 \\
 \hline
 B S & 00 & 11 & 01 & 00
 \end{array}$$

06 Jan 2022 CS-230@IITB 40 CADSL

06 Jan 2022 CS-230@IITB 40 CADSL

Truth Table: Two Bit Subtractor

X	Y	Binary Difference (B)(D)
0	0	0 0
0	1	1 1
1	0	0 1
1	1	0 0

BORROW DIFFERENCE \oplus



06 Jan 2022

CS-230@IITB

41 CADSL

Multiple Bit Binary Subtraction

- Extending this to a multiple bit example:

- Notes:

- The Q is a Borrow-In to the least significant bit.

- If the Subtrahend > the Minuend, interchange and append a – to the result.

Borrows	<u>00000</u>
Minuend	10110
Subtrahend	10010
Difference	<u>00100</u>



06 Jan 2022

CS-230@IITB

44 CADSL

Signed Magnitude?

- Use fixed length binary representation
- Use left-most bit (called *most significant bit* or MSB) for sign:

0 for positive
1 for negative

- Example: $+18_{ten} = 00010010_{two}$
 $-18_{ten} = 10010010_{two}$



06 Jan 2022

CS-230@IITB

47 CADSL

Single Bit Binary Subtraction with Borrow

- Given two binary digits (X,Y), a borrow in (Z) we get the following difference (D) and borrow (B):

- Borrow in (Z) of 0: Z 0 0 0 0 0

X	0	0	1	1
$-Y$	-0	-1	-0	-1
BD	0 0	1 1	0 1	0 0

- Borrow in (Z) of 1: Z 1 1 1 1 1

X	0	0	1	1
$-Y$	-0	-1	-0	-1
BD	1 1	1 0	0 0	1 1



06 Jan 2022

CS-230@IITB

42 CADSL

Truth Table: Full Subtractor

Z	Y	X	Binary value (C)(D)
0	0	0	0 0
0	0	1	1 1
0	1	0	0 1
0	1	1	0 0
1	0	0	1 1
1	0	1	1 0
1	1	0	0 0
1	1	1	1 1

CARRY DIFFERENCE



06 Jan 2022

CS-230@IITB

43 CADSL

Multiple Bit Binary Subtraction

- Extending this to a multiple bit examples:

- Notes: The Q is a Borrow-In to the least significant bit. If the Subtrahend > the Minuend, interchange and append a – to the result.

Borrows	<u>00110</u>
Minuend	10110
Subtrahend	10011
Difference	<u>00011</u>



06 Jan 2022

CS-230@IITB

45 CADSL

Difficulties with Signed Magnitude

- Sign and magnitude bits should be differently treated in arithmetic operations.
- Addition and subtraction require different logic circuits.
- Overflow is difficult to detect.
- “Zero” has two representations:

$$\begin{aligned} +0_{ten} &= 0000000_2 \\ -0_{ten} &= 1000000_2 \end{aligned}$$

- Signed-integers are not used in modern computers.*



06 Jan 2022

CS-230@IITB

48 CADSL

Binary Multiplication

The binary multiplication table is simple:

$$0 * 0 = 0 \quad | \quad 1 * 0 = 0 \quad | \quad 0 * 1 = 0 \quad | \quad 1 * 1 = 1$$

Extending multiplication to multiple digits:

Multiplicand	<u>1011</u>
Multiplier	<u>x 101</u>
Partial Products	<u>1011</u> <u>0000 -</u> <u>1011 --</u> <u>110111</u>
Product	<u>Unsigned numbers</u>



06 Jan 2022

CS-230@IITB

46 CADSL

Thank You

Logic: Expression

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@cse.ee.iitb.ac.in


CS-230: Digital Logic Design & Computer Architecture



Lecture 3 (10 January 2022)

CADSL

Difficulties with Signed Magnitude


- Sign and magnitude bits should be differently treated in arithmetic operations.
- Addition and subtraction require different logic circuits.
- Overflow is difficult to detect.

- "Zero" has two representations:
 $+0_{ten} = 0000000_{two}$ ✓
 $-0_{ten} = 1000000_{two}$
- Signed-integers are not used in modern computers.



10 Jan 2022

CS-230@IITB

4 CADSL



Only 16 integers: 0 through 15, or –7 through 7



10 Jan 2022

CS-230@IITB

7 CADSL

Signed Number System



10 Jan 2022


CS-230@IITB

2

CADSL

Signed Magnitude?

64 bit

- Use fixed length binary representation
- Use left-most bit (called *most significant bit* or MSB) for sign:

0 for positive
1 for negative
- Example: $+18_{ten} = 00010010_{two}$
 $-18_{ten} = 10010010_{two}$




10 Jan 2022

CS-230@IITB

3

CADSL

Problems with Finite Math

- Finite size of representation:
 - Digital circuit cannot be arbitrarily large.
 - Overflow detection – easy to determine when the number becomes too large.

- Represent negative numbers:




10 Jan 2022



CS-230@IITB

5

CADSL

3-bit Universe

Modulo-8
(3-bit)
universe



Only 8 integers: 0 through 7, or –3 through 3




10 Jan 2022

CS-230@IITB

6

CADSL



$$\begin{cases} 0 \rightarrow 1 \\ 1 \rightarrow 0 \end{cases}$$



10 Jan 2022

CS-230@IITB

7

CADSL




10 Jan 2022

CS-230@IITB

9

CADSL

One Way to Divide Universe 1's Complement Numbers



Negation rule: invert bits.

Problem: $0 \neq -0$

Decimal magnitude	Binary number	
	Positive	Negative
0	0000	1111
1	0001	1110
2	0010	1101
3	0011	1100
4	0100	1011
-5	0101	1010
-6	0110	1001
-7	0111	1000



10 Jan 2022

CS-230@IITB

10 CADSL

2's-Complement Integers

- Why not 1's-complement? *Don't like two zeros.*
- Negation rule:
 - Subtract 1 and then invert bits, or
 - Invert bits and add 1
- Some properties:
 - Only one representation for 0 ✓
 - Exactly as many positive numbers as negative numbers
 - Slight asymmetry – there is one negative number with no positive counterpart



10 Jan 2022

CS-230@IITB

13 CADSL

Three Representations

Sign-magnitude	1's complement	2's complement
000 = +0	000 = +0	000 = +0
001 = +1	001 = +1	001 = +1
010 = +2	010 = +2	010 = +2
011 = +3	011 = +3	011 = +3
100 = -0	100 = -3	100 = -4
101 = -1	101 = -2	101 = -3
110 = -2	110 = -1	110 = -2
111 = -3	111 = -0	111 = -1

(Preferred)



10 Jan 2022

CS-230@IITB

16 CADSL

Another Way to Divide Universe 2's Complement Numbers

Decimal magnitude	Binary number	
	Positive	Negative
0	0000	1111
1	0001	1110
2	0010	1101
3	0011	1100
4	0100	1011
-5	0101	1010
-6	0110	1001
-7	0111	1000
-8	-	-



10 Jan 2022

CS-230@IITB

11 CADSL

Integers With Sign – Two Ways

- Use fixed-length representation, but no explicit sign bit:
 - 1's complement: To form a negative number, complement each bit in the given number.
 - 2's complement: To form a negative number, start with the given number, subtract one, and then complement each bit, or first complement each bit, and then add 1.
- 2's complement is the preferred representation.



10 Jan 2022

CS-230@IITB

12 CADSL

General Method for Binary Integers with Sign

- Select number (n) of bits in representation.
- Partition 2^n integers into two sets:
 - 00...0 through 01...1 are $2^n/2$ positive integers.
 - 10...0 through 11...1 are $2^n/2$ negative integers.
- Negation rule transforms negative to positive, and vice-versa:
 - Signed magnitude: invert MSB (most significant bit)
 - 1's complement: Subtract from $2^n - 1$ or 10...1 (same as "inverting all bits")
 - 2's complement: Subtract from 2^n or 10...0 (same as 1's complement + 1)




10 Jan 2022

CS-230@IITB

14 CADSL

Three Systems ($n = 4$)



10 Jan 2022

CS-230@IITB

15 CADSL

Summary

- For a given number (n) of digits we have a finite set of integers. For example, there are $10^3 = 1,000$ decimal integers and $2^3 = 8$ binary integers in 3-digit representations.
- We divide the finite set of integers $[0, r^n - 1]$, where radix $r = 10$ or 2, into two equal parts representing positive and negative numbers.
- Positive and negative numbers of equal magnitudes are complements of each other: $x + \text{complement}(x) = 0$.




10 Jan 2022

CS-230@IITB

18 CADSL

2's Complement Numbers ($n = 3$)




10 Jan 2022

CS-230@IITB

17 CADSL

Digital System



10 Jan 2022

CS-230@IITB

19 CADSL

✓ Truth Table: Full Adder

Z	Y	X	Binary value (C)(S)
0	0	0	0 0
0	0	1	0 1
0	1	0	0 1
0	1	1	1 0
1	0	0	0 1
1	0	1	1 0
1	1	0	1 0
1	1	1	1 1

CARRY → SUM



10 Jan 2022

CS-230@IITB

22 CADSL

Logic Expressions

Truth Table

X Y Z	F
0 0 0	0
0 0 1	1 ✓
0 1 0	0
0 1 1	0
1 0 0	1 ✓
1 0 1	1 ✓
1 1 0	1 ✓
1 1 1	1 ✓

Logic Expression

$$F = \overline{X} \cdot \overline{Y} \cdot Z + X \cdot \overline{Y} \cdot \overline{Z} + X \cdot \overline{Y} \cdot Z$$

$$X \cdot \overline{Y} \cdot \overline{Z} + X \cdot \overline{Y} \cdot Z$$

- Logic expressions, truth tables describe the same function!
- Truth tables are unique; expressions are not. This gives flexibility in implementing functions.



10 Jan 2022

CS-230@IITB

25 CADSL

I/O Behaviour: Automobile Ignition

- Engine turns on when Ignition key is applied AND
 - either Car is in parking gear OR Brake pedal is on
- AND
 - either Seat belt is fastened OR Car is in parking gear



10 Jan 2022

CS-230@IITB

20

CADSL



10 Jan 2022

CS-230@IITB

19 CADSL

Truth Table: Half Adder

X	Y	Binary Sum (C)(S)
0	0	0 0
0	1	0 1
1	0	0 1
1	1	1 0

CARRY SUM



10 Jan 2022

CS-230@IITB

21

CADSL

Truth Tables of logical functions

- Truth tables are used to show/define the relationships between the truth values of
 - the individual propositions and
 - the compound propositions based on them

p	q	p·q	p+q	p⊕q	p⇒q	p↔q
0	0	0	0	0	1	1
0	1	0	1	1	1	0
1	0	0	1	1	0	0
1	1	1	1	0	1	1



10 Jan 2022

CS-230@IITB

24

CADSL

Logic: Implementation

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@cse, ee.iitb.ac.in

CS-230: Digital Logic Design & Computer Architecture



Lecture 4 (11 January 2022)

CADSL

Thank You




10 Jan 2022

CS-230@IITB

26

CADSL

Digital System




11 Jan 2022

CS-230@IITB

2 CADSL

NOT Gate

Truth Table	
A	\bar{A}
0	1
1	0



Logic Function



11 Jan 2022

CS-230@IITB

5 CADSL

Shannon's Legacy



- A Symbolic Analysis of Relay and Switching Circuits, Master's Thesis, MIT, 1940. Perhaps the most influential master's thesis of the 20th century.
- An Algebra for Theoretical Genetics, PhD Thesis, MIT, 1940.
- Founded the field of Information Theory.
- C. E. Shannon and W. Weaver, The Mathematical Theory of Communication, University of Illinois Press, 1949. A "must read."




11 Jan 2022

CS-230@IITB

9 CADSL

Logic Expressions




11 Jan 2022

CS-230@IITB

3

CADSL

AND Gate



Logic Function

Truth Table		
A	B	F
0	0	0
0	1	0
1	0	0
1	1	1



11 Jan 2022




CS-230@IITB

6

CADSL

Logic Function Implementation

- Using Switches
 - For inputs:
 - logic 1 is switch closed
 - logic 0 is switch open
 - For outputs:
 - logic 1 is light on
 - logic 0 is light off.
 - NOT uses a switch such that:
 - logic 1 is switch open
 - logic 0 is switch closed



11 Jan 2022

CS-230@IITB

10

CADSL

How Many Logic Functions?

- Output column of truth table has length 2^n for n input variables.
- It can be arranged in 2^{2^n} ways for n variables.
- Example: $n = 1$, single variable.

Input

Input	Output functions			
	F1(A)	F2(A)	F3(A)	F4(A)
0	0	0	1	1
1	0	1	0	1

$2^1 = 2$

$2^2 = 4$




11 Jan 2022

CS-230@IITB

4 CADSL

OR Gate



Logic Function

Truth Table		
A	B	F
0	0	0
0	1	1
1	0	1
1	1	1



11 Jan 2022

CS-230@IITB

7 CADSL

Switching Devices

- Electromechanical relays (1940s)
- Vacuum tubes (1950s)
- Bipolar transistors (1960 - 1980) \checkmark BJT
- Field effect transistors (1980 -)
- Integrated circuits (1970 -)




11 Jan 2022

CS-230@IITB

11 CADSL

Relay Computers Conrad Zuse (1910-1995)




Z1 (1938)

11 Jan 2022

CS-230@IITB

12 CADSL




a.k.a.
metal oxide
semiconductor
(MOS) FET.
✓

11 Jan 2022

CS-230@IITB

15 CADSL

NMOSFET NOT Gate (Early Design)




11 Jan 2022

CS-230@IITB

18 CADSL

Transistor, 1948


The thinker, the tinkerer, the visionary and the transistor
John Bardeen, Walter Brattain, William Shockley
Nobel Prize, 1956



11 Jan 2022

CS-230@IITB

13 CADSL



Bell Laboratories, Murray Hill, New Jersey




11 Jan 2022

CS-230@IITB

14 CADSL

Integrated Circuit (1958)




Jack Kilby (1923-2005), Nobel Prize, 2000

11 Jan 2022

CS-230@IITB

16 CADSL

CMOS NOT Gate (Modern Design)




11 Jan 2022

CS-230@IITB

19 CADSL

MOSFET (Metal Oxide Semiconductor Field Effect Transistor)



Reference:
R. C. Jaeger and T. N. Blalock, *Microelectronic Circuit Design*, Third Edition, McGraw Hill.

11 Jan 2022

CS-230@IITB

17 CADSL

Example: Automobile Ignition


- Engine turns on when
- Ignition key is applied AND
 - Car is in parking gear OR
 - Brake pedal is on
- AND
 - Seat belt is fastened OR
 - Car is in parking gear

11 Jan 2022

CS-230@IITB

20 CADSL

Switching logic



11 Jan 2022

CS-230@IITB

21

CADSL

Logic Expression


Truth Table

X Y Z	F
0 0 0	0
0 0 1	1
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

Logic Expression

$$F = \overline{X} \cdot \overline{Y} \cdot z + X \cdot \overline{Y} \cdot \overline{z} + X \cdot Y \cdot \overline{z}$$

$$X \cdot Y \cdot \overline{z} + X \cdot Y \cdot z$$



11 Jan 2022

CS-230@IITB

24

CADSL

Common Functions




11 Jan 2022

CS-230@IITB

27

CADSL

Define Variables



11 Jan 2022

CS-230@IITB

22

CADSL

Logic Expressions


Truth Table

X Y Z	F
0 0 0	0
0 0 1	1
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

Equation

$$F = X + Y \cdot Z$$

Logic Diagram



11 Jan 2022


CS-230@IITB

25

CADSL

Enabling Function

- Enabling permits an input signal to pass through to an output
- Disabling blocks an input signal from passing through to an output, replacing it with a fixed value
- When disabled, 0 output
- When disabled, 1 output



11 Jan 2022


CS-230@IITB

28

CADSL

Logic Function Implementation

- Example: Logic Using Switches



Light is on ($L = 1$) for
 $L(A, B, C, D) = A((B C') + D) = A B C' + A D$
 and off ($L = 0$), otherwise.

- Useful model for relay circuits and for CMOS gate circuits, the foundation of current digital logic technology



11 Jan 2022

CS-230@IITB

23

CADSL

Digital Logic Design

- Express input output relationship using Truth table
 - Generate the logical expression by disjunction (OR) terms (conjunction of variables – AND) where system evaluates to true
 - Replace all operators by the logic gates
 - Replace logic gates by its transistor level circuit
- Switches



11 Jan 2022

CS-230@IITB

26

CADSL

Decoding Function

- Decoding - the
 - Conversion of n -bit input to m -bit output
 - Given $n \leq m \leq 2^n$
- Circuits that perform decoding are called decoders
 - Called n -to- m line decoders, where $m \leq 2^n$, and
 - Generate 2^n (or fewer) 1's in output for the n input variables




11 Jan 2022

CS-230@IITB

29

CADSL

Decoder



Encoder

- Input D_i is a term in equation A_j if bit A_j is 1 in the binary value for i.

- Equations:

$$A_3 = D_8 + D_9$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_0 = D_1 + D_3 + D_5 + D_7 + D_9$$

D ₄	D ₃	D ₂	D ₁	D ₀	A ₃	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	0	1	1
0	1	0	0	0	1	1	0	0
1	0	0	0	1	1	0	1	1
1	0	0	1	1	1	0	0	1
1	0	1	0	1	1	0	0	0
1	1	0	0	1	1	1	1	1

2-to-1-Line Multiplexer

- Since $2 = 2^1$, $n = 1$
- The single selection variable S has two values:

- S = 0 selects input I₀
- S = 1 selects input I₁

- Truth Table

- Symbolic equation:

$$Y = I_0 \cdot \bar{S} + S \cdot I_1$$

- Logic expression

$$Y = \bar{S} \cdot I_0 \cdot \bar{I}_1 + \bar{S} \cdot I_0 \cdot I_1$$

$$+ S \cdot I_0 \cdot I_1 + S \cdot I_0 \cdot I_1$$

Encoding Function

- Encoding - the opposite of decoding
 - Conversion of m -bit input to n -bit output
- Circuits that perform encoding are called *encoders*
 - An encoder has 2^n (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
 - Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears.

Selection Function

- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
 - A set of information inputs from which the selection is made
 - A single output
 - A set of control lines for making the selection
- Logic circuits that perform selecting are called *multiplexers*

2-to-1-Line Multiplexer

- The single selection variable S has two values:

- S = 0 selects input I₀
- S = 1 selects input I₁

- The logic equation:

$$Y = I_0 \bar{S} + S \cdot I_1$$


Decoding

Enabling Circuits

I₀

I₁

S




Encoder

- A decimal-to-BCD encoder
 - Inputs: 10 bits corresponding to decimal digits 0 through 9, (D₀, ..., D₉)
 - Outputs: 4 bits with BCD codes
 - Function: If input bit D_i is a 1, then the output (A₃, A₂, A₁, A₀) is the BCD code for i,
- The truth table could be formed, but alternatively, the equations for each of the four outputs can be obtained directly.

Multiplexers

- A *multiplexer* selects one input line and transfers it to output
 - n control inputs (S_{n-1}, ..., S₀) called *selection inputs*
 - $m \leq 2^n$ information inputs (I_{2^n-1}, ..., I₀)
 - output Y



Thank You

Logic: Implementation

Virendra Singh

Professor


Computer Architecture and Dependable Systems Lab
 Department of Computer Science & Engineering, and
 Department of Electrical Engineering
 Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
 E-mail: viren@{cse, ee}.iitb.ac.in

CS-230: Digital Logic Design & Computer Architecture



Lecture 5 (13 January 2022)

CADSL



13 Jan 2022

CS-230@IITB

4 CADSL

Implementation

Logical expression \Rightarrow not unique.

minimize logical expression

Parameters.

Cost!




13 Jan 2022

CS-230@IITB

7 CADSL

Digital System



13 Jan 2022

CS-230@IITB

2

CADSL

Optimization



13 Jan 2022

CS-230@IITB

5

CADSL

Optimization Parameters

- ✓ Area: # Switches (Gates) Cost!
- ✓ Performance (Delay): # Switches in series longest path
- ✓ Power: # Switches
- Testability: Interconnect network
- Security
- Intelligence




13 Jan 2022

CS-230@IITB

8

CADSL

Using Storage Elements



13 Jan 2022

CS-230@IITB

FPGA

3


CADSL

Specification: Logic Function

Truth Table	
X	Y
0 0 0	0
0 0 1	1
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

✓ Logic Expression


$$F = \bar{X} \cdot \bar{Y} \cdot Z + X \cdot \bar{Y} \cdot \bar{Z} + X \cdot \bar{Y} \cdot Z + X \cdot Y \cdot Z$$



13 Jan 2022

CS-230@IITB

6 CADSL



13 Jan 2022

CS-230@IITB

9 CADSL

ALGEBRA



13 Jan 2022

CS-230@IITB

10 CADSL

Boolean Algebra

- Boolean Algebra is defined as
 1. Set of elements {0, 1} ✓
 2. Set of operators {+, , } ✓
 3. Number of postulates
- Boolean Algebra: 5-tuple $\{B, +, ., \sim, 0, 1\}$
- Closure: If a and b are Boolean then $(a.b)$ and $(a + b)$ are also Boolean



13 Jan 2022

CS-230@IITB

13 CADSL

Postulate 3: Identity Elements

- There exist 0 and 1 elements in B, such that for every element a in B
 - $a + 0 = a$ ✓
 - $a \cdot 1 = a$ ✓
- Definitions:
 - 0 is the identity element for + operation
 - 1 is the identity element for · operation
- Remember, 0 and 1 here should not be misinterpreted as 0 and 1 of ordinary algebra.



13 Jan 2022

CS-230@IITB

16 CADSL

Algebra

- Algebra is defined as
 1. Set of elements ✓
 2. Set of operators ✓
 3. Number of postulates
- A set of elements is any collection of objects having common properties ✓
 $S = \{a, b, c, d\}; a \in S, e \notin S$
- A binary operator * defined on a set S of elements is a rule that assigns each pair from S to a unique pair from S. $a * b = c$



13 Jan 2022

CS-230@IITB

11 CADSL

Postulate 1: Commutativity

- Binary operators + and · are commutative.
- That is, for any elements a and b in B:
 - $a + b = b + a$
 - $a \cdot b = b \cdot a$



13 Jan 2022

CS-230@IITB

14 CADSL

Postulate 5: Distributivity

- Binary operator + is distributive over · and · is distributive over +.
- That is, for any elements a , b and c in K:
 - $a + (b \cdot c) = (a + b) \cdot (a + c)$
 - $a \cdot (b + c) = (a \cdot b) + (a \cdot c)$
- Remember dot (·) operation is performed before + operation:
$$a + b \cdot c = a + (b \cdot c) \neq (a + b) \cdot c$$




13 Jan 2022

CS-230@IITB

17 CADSL

George Boole (1815-1864) ✓



- Born, Lincoln, England
- Professor of Math., Queen's College, Cork, Ireland
- Book, *The Laws of Thought*, 1853




13 Jan 2022

CS-230@IITB

12 CADSL


Postulate 2: Associativity

- Binary operators + and · are associative.
- That is, for any elements a , b and c in B:
 - $a + (b + c) = (a + b) + c$
 - $a \cdot (b \cdot c) = (a \cdot b) \cdot c$
- Example: EE department has three courses with student groups a, b and c



All EE students:
 $a + (b + c)$

EE students in all EE
courses: $a \cdot (b \cdot c)$



13 Jan 2022

CS-230@IITB

15 CADSL

Postulate 6: Complement

- A unary operation, *complementation*, exists for every element of B.
- That is, for any element a in B:
$$\begin{aligned} a + \bar{a} &= 1 \\ a \cdot \bar{a} &= 0 \end{aligned}$$
- Where, 1 is identity element for +
0 is identity element for ·



13 Jan 2022

CS-230@IITB

18 CADSL

The Duality Principle

- Each postulate of Boolean algebra contains a pair of expressions or equations such that one is transformed into the other and vice-versa by interchanging the operators, $\oplus \leftrightarrow \ominus$, and identity elements, $0 \leftrightarrow 1$.
- The two expressions are called the duals of each other.



13 Jan 2022

CS-230@IITB

19


CADSL

Theorems: Adsorption & Uniting

- Theorem 5: Adsorption

$$a + \bar{a}b = a + b$$

$$a(\bar{a} + b) = ab$$



- Theorem 6: Uniting

$$ab + a\bar{b} = a$$

$$(a + b)(a + \bar{b}) = a$$



13 Jan 2022


CS-230@IITB

22

CADSL

Understanding Minimization

- Logic function: $F = \bar{a}\bar{b} + \bar{a}\bar{b} + bd + cd$



25 Jan 2021

CS-226@IITB

25

CADSL

Theorems 1

Theorem 1: Idempotency

For all elements a in B : $a + a = a$; $a \cdot a = a$.

Theorem 2: Existence of Null Element

• $a + 1 = 1$, for $+$ operator.

• $a \cdot 0 = 0$, for \cdot operator.

Theorem 3: Involution holds

• $\bar{\bar{a}} = a$



13 Jan 2022

CS-230@IITB

20

CADSL

Theorem 7: DeMorgan's Theorem

- $(a + b)' = \bar{a} \cdot \bar{b}$, $\forall a, b \in B$
- $(a \cdot b)' = \bar{a} + \bar{b}$, $\forall a, b \in B$



1806 - 1871

Generalization of DeMorgan's Theorem:

$$a + b + \dots + z = \bar{a} \cdot \bar{b} \cdot \dots \cdot \bar{z}$$

$$a \cdot b \cdot \dots \cdot z = \bar{a} + \bar{b} + \dots + \bar{z}$$



13 Jan 2022

CS-230@IITB

23

CADSL

Logic Minimization

- Reducing products:

$$\begin{aligned} F &= \bar{a}\bar{b} + \bar{a}\bar{b} + bd + cd \\ &= \bar{b}(\bar{a} + \bar{a}) + bd + cd \\ &= \bar{b}1 + bd + cd \\ &= \bar{b}(c + \bar{c}) + bd + cd \\ &\quad \cancel{+ bd + bc + cd + \bar{bc}} \\ &= bd + \bar{b}c + \bar{bc} \\ &= bd + \bar{b}(c + \bar{c}) \\ &= bd + \bar{b}1 \\ &= \bar{b} + d \end{aligned}$$

Distributivity
Complementation
Identity
Distributivity
Consensus theorem
Distributivity
Complement, identity
Adsorption



25 Jan 2021

CS-226@IITB

26


CADSL

Theorem 4: Absorption ✓

• $a + a \cdot b = a$ ✓



• $a \cdot (a + b) = a$ ✓



• Proof: $a + a \cdot b = a \cdot 1 + a \cdot b$ (identity element)
 $= a \cdot (1 + b)$ (distributivity)
 $= a \cdot 1$ (Theorem 2)
 $= a$ (identity element)

Similar proof for $a \cdot (a + b) = a$.



13 Jan 2022

CS-230@IITB


21

CADSL

Theorem 8: Consensus

$$\begin{aligned} ab + \bar{a}c + bc &= ab + ac \\ (a + b)(\bar{a} + c)(b + c) &= (a + b)(\bar{a} + c) \end{aligned}$$

Lecture 586



13 Jan 2022


CS-230@IITB

24

CADSL

Logic Minimization

- Minimized expression: $F = \bar{b} + d$



25 Jan 2021

CS-226@IITB

27

CADSL

Thank You



13 Jan 2022

CS-230@IITB

28

CADSL

Minimum Operator Set

- Minimum number of operators
- $\{\sim, (+ \text{ or } .)\} / \{\neg, (\wedge \text{ or } \vee)\}$

Boolean
Algebra

DeMorgan's

$$\begin{aligned} c = a \cdot b &= (\overline{a} + b) \Rightarrow \overline{\overline{a} + b} \\ &\quad \text{DeMorgan's} \\ c = a + b &= \overline{\overline{a} \cdot \overline{b}} + \overline{\overline{a} \cdot b} = \overline{\overline{a} \cdot \overline{b}} = \overline{\overline{a} \cdot \overline{b}} = \overline{\overline{a} \cdot \overline{b}} = \overline{\overline{a} \cdot \overline{b}} \end{aligned}$$

$\{ \sim, \cdot \}$, $\{ \sim, + \}$




17 Jan 2022

CS-230@IITB

3

CADSL

Universal Operator: NAND



17 Jan 2022

CS-230@IITB

6

CADSL

Logic: Implementation

Virendra Singh

Professor


Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@cse.ee.iitb.ac.in

CS-230: Digital Logic Design & Computer Architecture



Lecture 6 (17 January 2022)

CADSL



17 Jan 2022

CS-230@IITB

2

CADSL

Universal Operator: NAND

- NAND: Composite operator (AND and NOT)

$$\bullet \overline{a} = \overline{\overline{a} \cdot \overline{a}} \Rightarrow \overline{a} = \overline{a} \cdot \overline{a}$$

$$\begin{aligned} \bullet a \cdot b &= (\overline{a} \cdot b) = (\overline{a} \cdot b) \cdot (\overline{a} \cdot b) \\ \bullet a + b &= \overline{\overline{a} \cdot \overline{b}} = (\overline{a} \cdot \overline{a}) \cdot (\overline{b} \cdot \overline{b}) \end{aligned}$$




17 Jan 2022

CS-230@IITB

5

CADSL




17 Jan 2022

CS-230@IITB

8

CADSL



Universal Operator: NOR $\{\sim, +\}$

- NOR: Composite operator (OR and NOT)

$$\begin{aligned} \bullet \bar{a} &= \overline{a+a} \\ \bullet a+b &= \overline{\bar{a}+\bar{b}} = (\bar{a}+b) + (\bar{b}+a) \\ \bullet a \cdot b &= \overline{\bar{a} \cdot \bar{b}} = \overline{(\bar{a}+a)} + \overline{(\bar{b}+b)} \end{aligned}$$



17 Jan 2022

CS-230@IITB

9

CADSL

Logic Expression (SOP)

$$\begin{aligned} \bullet F &= a \cdot b + c \cdot d \quad F = \overline{\bar{a} \cdot \bar{b} + \bar{c} \cdot \bar{d}} \\ \bullet \bar{F} &= (\bar{a} + \bar{b}) \cdot (\bar{c} + \bar{d}) \\ \bullet \bar{\bar{F}} &= F = (\bar{a} + \bar{b}) \cdot (\bar{c} + \bar{d}) \quad \text{T AND-OR form} \end{aligned}$$



17 Jan 2022

CS-230@IITB

12

CADSL

Logic Expression (POS)

$$\begin{aligned} \bullet F &= (a + b) \cdot (c + d) \\ \bullet F &= \overline{(\bar{a} \cdot \bar{b}) + (\bar{c} \cdot \bar{d})} \end{aligned}$$




17 Jan 2022

CS-230@IITB

15

CADSL

Universal Operator: NOR



17 Jan 2022

CS-230@IITB

10

CADSL

Logic Expression (SOP)

$$\begin{aligned} \bullet F &= a \cdot b + c \cdot d \\ \bullet F &= \overline{(\bar{a} + \bar{b}) \cdot (\bar{c} + \bar{d})} \end{aligned}$$



17 Jan 2022

CS-230@IITB

13

CADSL

Truth Table

Truth Table

X	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

SOP form:
 $F = \bar{X} \cdot \bar{Y} \cdot Z + X \cdot \bar{Y} \cdot \bar{Z} + \bar{X} \cdot Y \cdot \bar{Z}$
 $= \bar{X} \cdot Y \cdot Z + X \cdot Y \cdot \bar{Z}$
 $\therefore F = \bar{X} \cdot Y \cdot Z + X \cdot Y \cdot \bar{Z}$

Storage: 8 bits
 $\therefore 2^3 \times 2^3 = 2^6$ bits
 $\therefore 2^{120} \times 2^{120} = 2^{240}$ bits
 $\therefore 2^{36} \times 2^{36} = 2^{72}$ bits



10 Jan 2022

CS-230@IITB

16

CADSL

Complementing Functions

- Use DeMorgan's Theorem to complement a function:

$$\overline{D} = \overline{D} = D$$

- Interchange AND and OR operators

$$\overline{D} = \overline{D} = D$$

- Complement each constant value and literal

- Example: Complement $F = \bar{x} \cdot y \cdot \bar{z} + x \cdot \bar{y} \cdot \bar{z}$

$$\begin{aligned} \bar{F} &= (x + \bar{y} + z)(\bar{x} + y + z) \\ &\quad \text{SOP form} \end{aligned}$$



17 Jan 2022

CS-230@IITB

11

CADSL

Logic Expression (POS)

$$\begin{aligned} \bullet F &= (a + b) \cdot (c + d) \\ \bullet \bar{F} &= \overline{(a + b) + (c + d)} \\ \bullet \bar{\bar{F}} &= F = \overline{(a + b) + (c + d)} \\ \bullet \bar{\bar{F}} &= F = (\bar{a} \cdot \bar{b}) + (\bar{c} \cdot \bar{d}) \end{aligned}$$



17 Jan 2022

CS-230@IITB

14

CADSL

Min Terms

Truth Table

X	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$\bar{x} \cdot \bar{y} \cdot \bar{z}$ term m_0

 $\bar{x} \cdot \bar{y} \cdot z$
 $= \sum m_1, m_4, m_5, m_6, m_7$
 m_1, m_4, m_5, m_6, m_7
 $F = m_1 + m_4 + m_5 + m_6 + m_7$
 $\bar{x} \cdot y \cdot \bar{z}$
 $x \cdot \bar{y} \cdot \bar{z}$
 $\bar{x} \cdot y \cdot z$
 SOP



17 Jan 2022

CS-230@IITB

17

CADSL

$x+y+z$ Max Terms $F = \overline{x}\overline{y}\overline{z} + \overline{x}\overline{y}z + \overline{x}y\overline{z}$

Truth Table

XYZ	F
0 0 0	0 ✓
0 0 1	1
0 1 0	0 ✓
0 1 1	0 ..
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

$F = \overline{x}\overline{y}\overline{z} + \overline{x}\overline{y}z + \overline{x}y\overline{z}$

M_0, M_2, M_3

$F = (x+y+z) \cdot (\overline{x}+\overline{y}+z) \cdot (\overline{x}+y+\overline{z})$

POS $\rightarrow M_1, M_2, M_3$

Unique

5 3

CS-230@IITB 17 Jan 2022 CADSL 18

Components:

- $\overline{x} \neq m_1 y$
- $x \leq y \text{ AND } z$
- $x \leq y \text{ OR } z$

NOT, OR, AND components

NAND, NOR, XOR, XNOR components

VHDL file

Project

CS-230@IITB 18 Jan 2022 CADSL 2

Truth Table/ Min Term/Max Term

Truth Table

XYZ	F
0 0 0	0 ✓
0 0 1	1
0 1 0	0 ✓
0 1 1	0 ✓
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

$F = M_0, M_2, M_3$

$F = \overline{x}\overline{y}\overline{z} + \overline{x}\overline{y}z + \overline{x}y\overline{z}$

clause: $(x+y+z) \cdot (\overline{x}+\overline{y}+z) \cdot (\overline{x}+y+\overline{z})$

M_0, M_2, M_3

POS

CS-230@IITB 18 Jan 2022 CADSL 5

Thank You

Logic: Representation

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@cse, ee}.iitb.ac.in

CS-230: Digital Logic Design & Computer Architecture

Lecture 7 (18 January 2022) CADSL

CS-230@IITB 17 Jan 2022 CADSL 19

Truth Table/ Min Term/Max Term

Truth Table

XYZ	F
0 0 0	0 ✓
0 0 1	1
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

SOP: $x \cdot y + y \cdot z$

POS: $(x+y) \cdot (y+z)$

$x \cdot y + z \cdot (x+y)$

True: 1, 4, 5, 6, 7

False: 0, 2, 3

Not Canonical

Canonical

CS-230@IITB 18 Jan 2022 CADSL 3

Logic Expression

Logic Expression

$$F = \overline{X} \cdot \overline{Y} \cdot Z + X \cdot \overline{Y} \cdot \overline{Z} + X \cdot Y \cdot \overline{Z}$$

X, Y, Z

Logic Expression Boolean Algebra

$$F = X + \overline{Y} Z$$

Logic Diagram

CS-230@IITB 18 Jan 2022 CADSL 6

Truth Table/ Min Term/Max Term

Truth Table

XYZ	F
0 0 0	0
0 0 1	1
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	1
1 1 1	1

$\overline{x}\overline{y}z$

$\overline{x}\cdot\overline{y}z \rightarrow F$

Implicant

$F = \overline{x}\overline{y}z + m_4 + m_5 + m_6 + m_7$

Canonical

CS-230@IITB 18 Jan 2022 CADSL 4

What to Minimize?

6 SOP AND-NOR

Min # literals + # prod terms

Logic Expression

$$F = \overline{X} \cdot \overline{Y} \cdot Z + X \cdot \overline{Y} \cdot \overline{Z} + X \cdot \overline{Y} \cdot Z$$

AND-OR: AND-NOR

6 + 6 + 6 = 18

18x2 = 36

Min # prod terms

Logic Expression

$$F = X + \overline{Y} Z$$


Boolean Algebra

Cost

CS-230@IITB 18 Jan 2022 CADSL 7

Binary Decision Diagram

- Generate Complete Representation of Circuit Function
 - Compact, canonical form



- Functions equal if and only if representations identical
- Never enumerate explicit function values
- Exploit structure & regularity of circuit functions




18 Jan 2022

CS-230@IITB

17

CADSL

Example Functions




18 Jan 2022

CS-230@IITB

18

CADSL



18 Jan 2022

CS-230@IITB

19

CADSL

Thank You



18 Jan 2022

CS-230@IITB

20

CADSL

Graphical Method: Binary Decision Diagram



20 Jan 2022

CS-230@IITB

3

CADSL

Binary Decision Diagram


❖ BDD is canonical form of representation

❖ Shanon's expansion theorem

$$f(x_1, x_2, \dots, x_i, \dots, x_n) =$$

$$x_i \cdot f(x_1, x_2, \dots, x_i=1, \dots, x_n) +$$

$$x'_i \cdot f(x_1, x_2, \dots, x_i=0, \dots, x_n)$$



20 Jan 2022

CS-230@IITB

4


CADSL

Decision Structures

Truth Table

x_1	x_2	x_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Decision Tree



20 Jan 2022


CS-230@IITB

5

CADSL

- Vertex represents decision
- Follow green (dashed) line for value 0
- Follow red (solid) line for value 1
- Function value determined by leaf value.

Example OBDD



20 Jan 2022

CS-230@IITB

6 CADSL


Shape & size of ROBDD
 depends on order of variables
 \Rightarrow NP Complete
 N nodes $\quad N'$ nodes $\quad T^{N!-N}$
Synthesis ✓
VERIFICATION



20 Jan 2022

CS-230@IITB

9 CADSL




20 Jan 2022

CS-230@IITB

12 CADSL

Binary Decision Diagram

- Generate Complete Representation of Circuit Function
 - Compact, canonical form



- Functions equal if and only if representations identical
- Never enumerate explicit function values
- Exploit structure & regularity of circuit functions




20 Jan 2022

CS-230@IITB

7

CADSL

Example Functions



20 Jan 2022

CS-230@IITB

10

CADSL

cost \rightarrow # MUX (2x1 MUX)

nodes in graph

ROBDD

Delay (Performance)

longest path

bound

3 MUX delay

N MUX delay

$$f = a \bar{s} + b s$$

Selector

$$1 MUX \times \text{delay} = \tau$$

N.C.

Operations with BDD

- ❖ Let v_1, v_2 denote root nodes of f_1, f_2 respectively, with $\text{var}(v_1) = x_1$ and $\text{var}(v_2) = x_2$
- ❖ If v_1 and v_2 are leafs, $f_1 \text{ OP } f_2$ is a leaf node with value $\text{val}(v_1) \text{ OP } \text{val}(v_2)$



20 Jan 2022

CS-230@IITB



11

CADSL

Operations with BDD

- ❖ If $x_1 = x_2 = x$, apply Shanon's expansion

$$f_1 \text{ OP } f_2 = x \cdot (f_1|_{x=0} \text{ OP } f_2|_{x=0}) + x \cdot (f_1|_{x=1} \text{ OP } f_2|_{x=1})$$




20 Jan 2022

CS-230@IITB

14


CADSL

Operations with BDD




20 Jan 2022 CS-230@IITB 15 CADSL

Operations with BDD: Example



20 Jan 2022 CS-230@IITB 18 CADSL

Operations with BDD: Example




20 Jan 2022 CS-230@IITB 21 CADSL

$$\begin{aligned} & f(x_1, x_2, \dots, x_n) \quad g(x_1, x_2, \dots, x_n) \\ & (x_1 \cdot f_m + \bar{x}_1 \cdot \bar{f}_m) \cdot g \\ & x_1 \cdot (f_m \cdot g) + \bar{x}_1 \cdot (\bar{f}_m \cdot g) \end{aligned}$$

Operations with BDD


Else suppose $x_1 < x_2 = x$, in variable order

$$f_1 \text{ OP } f_2 = x_1 (f_1|_{x_1=0} \text{ OP } f_2) + x_1 (f_1|_{x_1=1} \text{ OP } f_2)$$




20 Jan 2022 CS-230@IITB 17 CADSL

Operations with BDD: Example



20 Jan 2022 CS-230@IITB 19 CADSL

From Circuits to BDD



20 Jan 2022 CS-230@IITB 22 CADSL

Effect of Variable Ordering

$$(a_1 \wedge b_1) \vee (a_2 \wedge b_2) \vee (a_3 \wedge b_3) \quad a_1 \cdot b_1 + a_2 \cdot b_2 + a_3 \cdot b_3$$

Good Ordering

a_1, b_1

a_2, b_2

a_3, b_3

Linear Growth

a_1, b_1

a_2, b_2

a_3, b_3

Exponential Growth

a_1, b_1

a_2, b_2

a_3, b_3

b_1, b_2, b_3

a_1, a_2, a_3

b_1, b_2, b_3


20 Jan 2022 CS-230@IITB 23 CADSL

Selecting Good Variable Ordering

- Intractable Problem
 - Even when problem represented as OBDD
 - i.e., to find optimum improvement to current ordering
- Application-Based Heuristics
 - Exploit characteristics of application
 - e.g., Ordering for functions of combinational circuit
 - Traverse circuit graph depth-first from outputs to inputs
 - Assign variables to primary inputs in order encountered

Dynamic Reordering By Sifting ✓

- Choose candidate variable
- Try all positions in variable ordering
 - Repeatedly swap with adjacent variable
- Move to best position found



Logic Optimization

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@cse, ee.iitb.ac.in


Selecting Good Variable Ordering

- Static Ordering
 - Fan In Heuristic
 - Weight Heuristic
- Dynamic Ordering
 - Variable Swap
 - Window Permutation
 - Sifting

ROBDD Sizes & Variable Ordering

- Bad News 🚫
 - Finding optimal variable ordering NP-Hard
 - Some functions have exponential BDD size for all orders e.g. multiplier
- Good News ☺
 - Many functions/tasks have reasonable size ROBDDs
 - Algorithms remain practical up to 1,000,000 node OBDDs
 - Heuristic ordering methods generally satisfactory
- What works in Practice ↗
 - Application-specific heuristics e.g. DFS-based ordering for combinational circuits
 - Dynamic ordering based on variable sifting (R. Rudell)

WXFRHU





Dynamic Variable Reordering

- Richard Rudell, Synopsis
- Periodically Attempt to Improve Ordering for All BDDs
 - ❖ Move each variable through ordering to find its best location
- Has Proved Very Successful
 - ❖ Time consuming but effective

Thank You

Function Minimization

- { SOP → 2level. AND → OR _{NAND-NAND}
POS → 2level OR → AND _{NOR-NOR}.
- minimize → Boolean Algebra ↗
⇒ Not scalable approach]
- ✓ Automatic ↗
Algorithmic approach.
① Graphical Method. (K-Map)
② Tabular Method. (Q.M.)



Function Minimization

$$f(a,b) = ab + a\bar{b} = a(b + \bar{b}) = a$$

Cost of N input NAND = $2N \cdot C$
delay of N input NAND = \underline{NC}


$$f(a,b,c,d) = \underline{ab + cd}$$

$b = \underline{D_1}$ $a = \underline{D_2}$ $c = \underline{D_3}$ $d = \underline{D_4}$

$f = \underline{ab + cd}$

Cost = $\underline{2\# \text{literals} + 2\# \text{product terms}}$

$$f(a,b,c,d,e) = \underline{ab + cde}$$




delay = Max delay of first level + delay of second level
 $= \cancel{\underline{1C}} + \max\{2C, 3C\} + 2C = 5C$
(Max literals in any prod. term + # prod. term)

Logic Minimization

- Generally means


- In SOP form:
 - Minimize number of products (reduce gates)
 - Minimize literals (reduce gate inputs)
- In POS form:
 - Minimize number of sums (reduce gates)
 - Minimize literals (reduce gate inputs)



Graphical Method: Karnaugh Map

Maurice Karnaugh

- American Physicist
- Bell Lab (1952 – 66)
- Developed K-Map in 1954



Maurice Karnaugh
Born: 4 October 1924

Karnaugh, Maurice (November 1953), "The Map Method for Synthesis of Combinational Logic Circuits", *Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics*, 72(5): 593–599

Product or Implicant or Cube

- Any set of literals ANDed together.
- Minterm is a special case where all variables are present. It is the largest product.
- A minterm is also called a 0-implicant of 0-cube.
- A 1-implicant or 1-cube is a product with one variable eliminated:
 - Obtained by combining two adjacent 0-cubes
 - $ABCD + ABC\bar{D} = ABC(D + \bar{D}) = ABC$


Function Minimization: K-Map

$$f(a,b) = \underline{ab + a\bar{b}} = a(\underline{b + \bar{b}}) = a \Rightarrow a \rightarrow f$$


$$\Rightarrow \underline{abc + a\bar{b}c} \Rightarrow a \underline{c}$$

$$f(\underline{a}, \underline{b}, \underline{c}) = a \quad f(\underline{a}, \underline{b}, \underline{c}) = \bar{a}$$

$$f(\underline{a}, \underline{b}, \underline{c}) = a \quad f(\underline{a}, \underline{b}, \underline{c}) = \bar{a}$$




Function Minimization: K-Map



24 Jan 2022

CS-230@IITB

13 CADSL



24 Jan 2022

CS-230@IITB

16 CADSL

Logic Optimization

Virendra Singh
Professor

Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@cse, ee.iitb.ac.in


CS-230: Digital Logic Design & Computer Architecture



Lecture 9 (24 January 2022)

CADSL

Function Minimization: K-Map



24 Jan 2022

CS-230@IITB

14 CADSL

PRIME IMPIC.




24 Jan 2022

CS-230@IITB

15 CADSL

Cubes (Implicants) of 4 Variables



24 Jan 2022

CS-230@IITB

17 CADSL

Thank You



24 Jan 2022


CS-230@IITB

18 CADSL

Graphical Method: Karnaugh Map

Maurice Karnaugh

- American Physicist
- Bell Lab (1952 – 66)
- Developed K-Map in 1954



Maurice Karnaugh
Born: 4 October 1924

Karnaugh, Maurice (November 1953), "The Map Method for Synthesis of Combinational Logic Circuits". *Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics*. 72(5): 593–599



25 Jan 2022

CS-230@IITB

2 CADSL




25 Jan 2022


CS-230@IITB

3 CADSL


Function Minimization: K-Map




Largest Cubes or Smallest Products



Prime Implicant (PI)



Cubes (Implicants) of 4 Variables




Implication and Covering


- A larger cube **covers** a smaller cube if all minterms of the smaller cube are included in the larger cube.
- A smaller cube implies (or subsumes) a larger cube if all minterms of the smaller cube are included in the larger cube.

CS-230@IITB 25 Jan 2022 CADSL


Growing Implicants to PI



Growing Cubes, Reducing Products



Implicants of a Function




CS-230@IITB 25 Jan 2022 CADSL

product terms
sum
 $f =$
will it be minimum
?

CS-230@IITB 25 Jan 2022 CADSL

Essential Prime Implicant (EPI)

- If among the minterms subsuming a prime implicant (PI), there is at least one minterm that is covered by this and only this PI, then the PI is called an essential prime implicant (EPI).
- Also called essential prime cube (EPC).




25 Jan 2022

CS-230@IITB

13 CADSL

Redundant Prime Implicant (RPI)

- If each minterm subsuming a prime implicant (PI) is also covered by other essential prime implicants, then that PI is called a redundant prime implicant (RPI).
- Also called redundant prime cube (RPC).



25 Jan 2022

CS-230@IITB

14 CADSL

Minimum Sum of Products (MSOP)

- Identify all prime implicants (PI) by letting minterms and implicants grow.
 - Construct MSOP with PI only :
 - Cover all minterms
 - Use only essential prime implicants (EPI)
 - Use no redundant prime implicant (RPI)
 - Use cheaper selective prime implicants (SPI)
- select min. no. of PI

25 Jan 2022


CS-230@IITB

16 CADSL

Example

- PI SOP: $F = \overline{AD} + \overline{A}\overline{C} + \overline{CD}$
- Is \overline{AD} an EPI?
 $F - \{\overline{AD}\} = \overline{A}\overline{C} + \overline{CD}$, no new PI can be generated

Hence, \overline{AD} is an EPI. Similarly, $\overline{A}\overline{C}$ is an EPI.



25 Jan 2022

CS-230@IITB


19 CADSL

Example (Cont.)

- PI SOP: $F = \overline{AD} + \overline{A}\overline{C} + \overline{CD}$
- Is \overline{CD} an EPI?
 $F - \{\overline{CD}\} = \overline{AD} + \overline{A}\overline{C}$
 $= \overline{AD} + \overline{A}\overline{C} + \overline{CD}$ (Consensus theorem)

Hence \overline{CD} is not an EPI
(it is an RPI)

Minimum SOP:
 $F = AD + \overline{A}\overline{C}$




25 Jan 2022

CS-230@IITB

20 CADSL

Selective Prime Implicant (SPI)

- A prime implicant (PI) that is neither EPI nor RPI is called a selective prime implicant (SPI).
- Also called selective prime cube (SPC).
- SPIs occur in pairs.



25 Jan 2022

CS-230@IITB

15 CADSL

Identifying EPI

- Find all prime implicants.
- From prime implicant SOP, remove a PI.
- Apply consensus theorem to the remaining SOP.
- If the removed PI is generated, then it is either an RPI or an SPI.
- If the removed PI is not generated, then it is an EPI.

25 Jan 2022

CS-230@IITB

18 CADSL

Finding MSOP


- Start with minterm or cube SOP representation of Boolean function.
- Find all prime implicants (PI).
- Include all EPI's in MSOP.
- Find the set of uncovered minterms, {UC}.
- MSOP is minimum if {UC} is empty. DONE.
- For a minterm in {UC}, include the largest PI from remaining PI's (non-EPI's) in MSOP.
- Go to step 4.

25 Jan 2022

CS-230@IITB

21 CADSL

Selection of SPI: Patrick's Method



Logic Optimization

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@{cse, ee}.iitb.ac.in

CS-230: Digital Logic Design & Computer Architecture




Lecture 10 (31 January 2022)

CADSL

Why Not More Than Five Variables?


- Too hard to visualize in 3+ dimensions
- Systematic approach: "Tabular Methods"
 - Used in computer programs
- Why K-Maps at all?
 - Faster for quick optimizations
 - Understand Boolean logic and HW design
 - Design with simplification in mind



16^6

CADSL

Example: $F = \sum m(1, 3, 5, 7, 8, 10, 12, 13, 14)$



Thank You




25 Jan 2022

CS-230@IITB

24

CADSL

Five-Variable Function




31 Jan 2022

CS-230@IITB

3

CADSL

Minimized SOP and POS




31 Jan 2022

CS-230@IITB

6

CADSL

SOP and POS Circuits



Multiple-Output Minimization

Multiple-Output Minimization


Inputs			Outputs		
A	B	C	D	F1	F2
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	1	0
0	0	1	1	0	0
0	1	0	0	1	0
0	1	0	1	0	1
0	1	1	0	0	0
1	0	0	0	0	1
1	0	0	1	1	1
1	0	1	0	0	1
1	1	0	0	0	0
1	1	0	1	1	1
1	1	1	0	0	0
1	1	1	1	1	1

$f_1(A, B, C, D)$
 $f_2(A, B, C, D)$


CS-230@IITB 31 Jan 2022 CADSL 9

Individual Output Minimization


Need five products.




Global Minimization



Quine-McCluskey



Willard V. O. Quine
1908 – 2000



Edward J. McCluskey
1929 -- 2016

$$F(A,B,C,D) = \sum m(2,4,6,8,9,10,12,13,15)$$

- Q-M Step 1: Group minterms with 1 true variable, 2 true variables, etc.

Minterm	ABCD	Groups
2 ✓	0010,	1: single 1
4 ✓	0100	
8 ✓	1000	
6 ✓.	0110	
9 ✓	1001	
10 ✓	1010	
12 ✓	1100	
13 ✓	1101	2: two 1's
15 ✓	1111	3: three 1's
		4: four 1's

(2,6)
(2,10)

Quine-McCluskey Tabular Minimization Method

- W. V. Quine, "The Problem of Simplifying Truth Functions," *American Mathematical Monthly*, vol. 59, no. 10, pp. 521-531, October 1952.
- E. J. McCluskey, "Minimization of Boolean Functions," *Bell System Technical Journal*, vol. 35, no. 11, pp. 1417-1444, November 1956.

Q-M Tabular Minimization

- Minimizes functions with many variables.
- Begin with minterms:
 - Step 1: Tabulate minterms in groups of increasing number of true variables.
 - Step 2: Conduct linear searches to identify all prime implicants (PI).
 - Step 3: Tabulate PI's vs. minterms to identify EPI's.
 - Step 4: Tabulate non-essential PI's vs. minterms not covered by EPI's. Select minimum number of PI's to cover all minterms.
- MSOP contains all EPI's and selected non-EPI's.

Q-M Step 2

- Find all **implicants** by combining minterms, and then combining products that differ in a single variable: For example,
 - 2 and 6, or $\bar{A} \bar{B} C \bar{D}$ and $\bar{A} B C \bar{D} \rightarrow \bar{A} C \bar{D}$, written as $0 - 1 0$.
- Try combining a minterm (or product) with all minterms (or products) listed below in the table.
- Include resulting products in the next list.
- If minterm (or product) does not combine with any other, mark it as **PI**. ✓
- Check the minterm (or product) and repeat for all other minterms (or products).



31 Jan 2022

CS-230@IITB

16

CADSL

Step 3: Identify EPI's

Covered by EPI →			x	x	x	x	x	x	
Minterms →	2	4	6	8	9	10	12	13	15
PI_1 is EPI				x	x	x	x	x	
PI_2	x								
PI_3	x					x			
PI_4		x	x						
PI_5		x				x			
PI_6			x	x					
PI_7 is EPI						x	x		



31 Jan 2022

CS-230@IITB

19

CADSL

Step 4: Cover Remaining Minterms

Remaining minterms →	2	4	6	10
PI_2	x		x	
PI_3	x			x
PI_4		x	x	
PI_5		x		
PI_6			x	

Patrick's Method

SOP expression

$(x_2+x_3) \cdot (x_4+x_5) \cdot (x_2+x_4) \cdot (x_3+x_6) = 1$

$(x_2x_4+x_2x_5+x_3x_4+x_3x_6) = 1$



31 Jan 2022

CS-230@IITB

22

CADSL

Step 2 Executed on Example

List 1			List 2			List 3		
Minterm	ABCD	PI?	Minterms	ABCD	PI?	Minterms	ABCD	PI?
2	0010	x	(2, 6)	0-10	PI_2	8,9,12,13	1-0-	PI_1
4	0100	x	2,10	-010	PI_3			
8	1000	x	4,6	01-0	PI_4			
6	0110	x	4,12	-100	PI_5			
9	1001	x	(8,9)	100-	x			
10	1010	x	8,10	10-0	PI_6			
12	1100	x	8,12	1-00	x			
13	1101	x	9,13	1-01	x			
15	1111	x	(12,13)	110-	x			
			13,15	11-1	PI_7			

31 Jan 2022 CS-230@IITB 17 CADSL

EPI / SPP

31 Jan 2022 CS-230@IITB 18 CADSL

Step 4: Cover Remaining Minterms

Remaining minterms →	2	4	6	10
PI_2	x		x	
PI_3	x			x
PI_4		x	x	
PI_5		x		
PI_6			x	

Integer linear program (ILP), available from MATLAB and other sources: Define integer {0,1} variables, $x_k = 1$, select PI_k; $x_k = 0$, do not select PI_k.

Minimize $\sum_k x_k$, subject to constraints:

$$\begin{aligned} x_2 + x_3 &\geq 1 \\ x_4 + x_5 &\geq 1 \\ x_2 + x_4 &\geq 1 \\ x_3 + x_6 &\geq 1 \end{aligned}$$

A solution is $x_3 = x_4 = 1$, $x_2 = x_5 = x_6 = 0$, or select PI_3, PI_4


31 Jan 2022 SPI CS-230@IITB 20 CADSL

31 Jan 2022 CS-230@IITB 21 CADSL

Q-M MSOP Solution and Verification

$$\begin{aligned} F(A,B,C,D) &= PI_1 + PI_3 + PI_4 + PI_7 \\ &= 1-0- + 0-10 + 01-0 + 11-1 \\ &= A \bar{C} + \bar{B} C \bar{D} + \bar{A} B \bar{D} + A B D \end{aligned}$$

See Karnaugh map.



31 Jan 2022 CS-230@IITB 23 CADSL


EPI / SPP

Linear Programming (LP)

- A mathematical optimization method for problems where some "cost" depends on a large number of variables.
- An easy to understand introduction is:
 - S. I. Gass, *An Illustrated Guide to Linear Programming*, New York: Dover Publications, 1970.
- Very useful tool for a variety of engineering design problems.
- Available in software packages like MATLAB.

31 Jan 2022 CS-230@IITB 21 CADSL

Minimized Circuit



31 Jan 2022 CS-230@IITB 24 CADSL

EPI / SPP ZOLP CADSL

Function with Don't Cares

$$F(A,B,C,D) = \sum m(4,6,8,9,10,12,13) + \sum d(2,15)$$

- Q-M Step 1: Group "all" minterms with 1 true variable, 2 true variables, etc.

Minterm	ABCD	Groups
2	0010	1: single 1
4	0100	
8	1000	
6	0110	2: two 1's
9	1001	
10	1010	
12	1100	
13	1101	3: three 1's
15	1111	



31 Jan 2022

CS-230@IITB

25

CADSL

Step 4: Cover Remaining Minterms

Remaining minterms →	4	6	10
PI_2		x	
PI_3			x
PI_4	x	x	
PI_5	x		
PI_6			x

Integer linear program (ILP), available from Matlab and other sources: Define integer {0,1} variables, $x_k = 1$, select PI_k; $x_k = 0$, do not select PI_k.

Minimize $\sum_k x_k$, subject to constraints: $x_4 + x_5 \geq 1$
 $x_2 + x_4 \geq 1$
 $x_3 + x_6 \geq 1$

A solution is $x_3 = x_4 = 1$, $x_2 = x_5 = x_6 = 0$, or select PI₃, PI₄




31 Jan 2022

CS-230@IITB

28

CADSL

Minimized Circuit



31 Jan 2022

CS-230@IITB

CADSL

Step 2: Same As Before on "All" Minterms

List 1			List 2			List 3		
Minterm	ABCD	PI?	Minterms	ABCD	PI?	Minterms	ABCD	PI?
2	0010	x	2, 6	0-10	PI2	8,9,12,13	1-0-	PI1
4	0100	x	2,10	-010	PI3			
8	1000	x	4,6	01-0	PI4			
6	0110	x	4,12	-100	PI5			
9	1001	x	8,9	100-	x			
10	1010	x	8,10	10-0	PI6			
12	1100	x	8,12	1-00	x			
13	1101	x	9,13	1-01	x			
15	1111	x	12,13	110-	x			
			13,15	11-1	PI7			



31 Jan 2022

CS-230@IITB

26

CADSL

Step 4: Cover Remaining Minterms

Remaining minterms →	4	6	10
PI_2		x	
PI_3			x
PI_4	x	x	
PI_5	x		
PI_6			x

Patrick's Method



31 Jan 2022

CS-230@IITB

29

CADSL

Step 3: Identify EPI's Ignoring Don't Cares

Covered by EPI →		x	x	x	x
Minterms →	4	6	8	9	10
PI1 is EPI	x	x	x	x	x
PI2		x			
PI3				x	
PI4	x	x			
PI5	x				x
PI6		x	x		
PI7				x	x



31 Jan 2022

CS-230@IITB


27

CADSL

Q-M MSOP Solution and Verification

- $$\begin{aligned} F(A,B,C,D) &= PI_1 + PI_3 + PI_4 \\ &= 1-0 + -010 + 01-0 \\ &= A \bar{C} + \bar{B} C \bar{D} + \bar{A} B \bar{D} \end{aligned}$$

See Karnaugh map.



31 Jan 2022

CS-230@IITB

30

CADSL

QM Minimizer on the Web

• <http://quinemccluskey.com/>



31 Jan 2022

CS-230@IITB

32

CADSL

Thank You



31 Jan 2022

CS-230@IITB

33

CADSL

Arithmetic Circuits

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
 Department of Computer Science & Engineering, and
 Department of Electrical Engineering
 Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
 E-mail: viren@{cse, ee}.iitb.ac.in

CS-230: Digital Logic Design & Computer Architecture



Lecture 12 (01 February 2022)

CADSL

Transformations

- Factoring - finding a factored form from SOP or POS expression
- Algebraic - No use of axioms specific to Boolean algebra such as complements or idempotence
- Boolean - Uses axioms unique to Boolean algebra
- Decomposition - expression of a function as a set of new functions




01 Feb 2022

CS-230@IITB

4

CADSL




01 Feb 2022

CS-230@IITB

7

CADSL



01 Feb 2022

CS-230@IITB

2

CADSL

Transformations (continued)

- Substitution of G into F - expression function F as a function of G and some or all of its original variables
- Extraction - decomposition applied to multiple functions simultaneously



01 Feb 2022

CS-230@IITB

5

CADSL

Transformation Examples

- Decomposition
 - $F = A'C'D + A'BC' + ABC + ACD'$ $G = 16$
 - The terms $A'C' + AC$ and $B + D'$ can be defined as new functions H and E respectively, decomposing $F = (A'C' + AC)(B + D')$:
 $F = HE, H = A'C' + AC, E = B + D'$ $G = 10$
- This series of transformations has reduced G from 16 to 10, a substantial savings.
- The resulting circuit has three levels plus input inverters.



01 Feb 2022

CS-230@IITB

8

CADSL

Multiple-Level Optimization

- Multiple-level circuits are circuits that have more than two level (plus input and/or output inverters)
- For a given function, multiple-level circuits can have reduced gate input cost compared to two-level (SOP and POS) circuits
- Multiple-level optimization is performed by applying transformations to circuits represented by equations while evaluating cost



01 Feb 2022

CS-230@IITB

3

CADSL

Transformation Examples

$$\begin{aligned}
 F &= \bar{A}C\bar{D} + \bar{A}B\bar{C} + ABC + ACD \\
 &\quad \text{--- Factoring:} \\
 F &= \bar{A}(\bar{C}\bar{D} + B\bar{C}) + A(BC + C\bar{D}) \\
 &\quad \text{--- Factoring again:} \\
 F &= \bar{A}C(B + \bar{D}) + AC(B + \bar{D}) \\
 &\quad \text{--- Factoring again:} \\
 F &= (\bar{A}C + AC)(B + \bar{D})
 \end{aligned}$$

$\frac{12+4}{6+2+2}$
 $G = 16$
 $G = 16$
 $G = 12$
 $G = 10$
 $\frac{6+2+2}{6+2+2}$



01 Feb 2022

CS-230@IITB

6

CADSL

Transformation Examples

- Substitution of E into F
 - Returning to F just before the final factoring step:
 $F = \bar{A}\bar{C}(B + \bar{D}) + AC(B + \bar{D})$ $G = 12$
 - Defining $E = B + \bar{D}$, and substituting in F:
 $F = \bar{A}\bar{C}E + ACE$ $G = 10$
 - This substitution has resulted in the same cost as the decomposition



01 Feb 2022

CS-230@IITB

9

CADSL

Transformation Examples



01 Feb 2022


CS-230@IITB

10

CADSL

Half-Adder Adds two Bits
“half” because it has no carry input

- Adding two bits:
- | | | |
|---|---|-------|
| a | b | a + b |
| 0 | 0 | 00 |
| 0 | 1 | 01 |
| 1 | 0 | 01 |
| 1 | 1 | 10 |
- carry sum




01 Feb 2022

CS-230@IITB

13

CADSL

32-bit Ripple-Carry Adder



01 Feb 2022

CS-230@IITB

16

CADSL

Summary

- Multi-level Optimization ✓
 - Transformations
- Factoring - find a factored form from SOP or POS expression
- Decomposition - express a function as a set of new functions
- Substitution - express function F as a function of G and some or all of its original variables
- LOGIC** \Rightarrow **Arithmetic** (Binary Arithmetic)

Arithmetic Circuits: Adders

TJH KPF



01 Feb 2022

CS-230@IITB

11

CADSL

Full Adder: Include Carry Input


a	b	c	$s = a + b + c$	
			Decimal value	Binary value
0	0	0	0	00
0	0	1	1	01
0	1	0	1	01
0	1	1	2	10
1	0	0	1	01
1	0	1	2	10
1	1	0	2	10
1	1	1	3	11

CARRY SUM

01 Feb 2022 CS-230@IITB 14 CADSL

4-bit Ripple-Carry Binary Adder


- A four-bit Ripple Carry Adder made from four 1-bit Full Adders:



01 Feb 2022 CS-230@IITB 17 CADSL

Full-Adder Adds Three Bits

$$a+b+c = ?$$



01 Feb 2022 CS-230@IITB 15 CADSL


How Fast is Ripple-Carry Adder?

- Longest delay path (critical path) runs from (a_0, b_0) to sum_{31}/C_{32}
- Suppose delay of full-adder is 100ps
- Critical path delay = $3,200\text{ps} = 3.2 \times 10^8$
- Must use more efficient ways to handle carry

01 Feb 2022 CS-230@IITB 18 CADSL

Carry Propagation & Delay

- Propagation delay:
– Carry must ripple from LSB to MSB.
- The gate-level propagation path for a 4-bit ripple carry adder of the last example:



01 Feb 2022

CS-230@IITB

19

CADSL

Ripple Carry Adder

- Easy to create
– Good hierarchy
– Tileable structures
- Small hardware
 $= 32 \frac{\text{FA}}{\text{--}} \times n \text{ FA}$
- Slow!
– Design is limited by the delays in propagating carry through all of the bitwise additions
– The output bit at position m is not valid until after the carry out of the $m-1$ position is ready



01 Feb 2022

CS-230@IITB

22

CADSL

Arithmetic Circuits: (Adders)



03 Feb 2022

CS-230@IITB

2

CADSL

Carry Propagation & Delay

$$\begin{aligned}
 & \frac{32 \text{ bits}}{= 4+1+4 \times 3} \quad n-1 \\
 & = 8 + 124 = 132 \checkmark \\
 & \underline{10 \text{ ps}} \\
 & = \underline{1320 \text{ ps}} = \underline{1.32 \text{ ns}} \\
 & = \frac{1}{1.32 \times 10^9} =
 \end{aligned}$$



01 Feb 2022

CS-230@IITB

20

CADSL

Thank You




01 Feb 2022

CS-230@IITB

23

CADSL

Full-Adder Adds Three Bits



03 Feb 2022

CS-230@IITB

3

CADSL

Carry Propagation & Delay



01 Feb 2022

CS-230@IITB

21

CADSL

Arithmetic Circuits

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@cse, ee.iitb.ac.in


CS-230: Digital Logic Design & Computer Architecture



Lecture 13 (03 February 2022)

CADSL

32-bit Ripple-Carry Adder



03 Feb 2022

CS-230@IITB

4

CADSL

Ripple Carry Adder

- Easy to create
 - Good hierarchy
 - Tileable structures
- Small hardware
- Slow!
 - Design is limited by the delays in propagating carry through all of the bitwise additions
 - The output bit at position m is not valid until after the carry out of the $m-1$ position is ready




03 Feb 2022

CS-230@IITB

5

CADSL



03 Feb 2022

CS-230@IITB

8

CADSL

Carry Lookahead (continued)

- In the ripple carry adder:
 - G_i , P_i , and S_i are local to each cell of the adder
 - C_i is also local to each cell
- In the carry lookahead adder, in order to reduce the length of the carry chain, C_i is changed to a more global function spanning multiple cells
- Defining the equations for the Full Adder in term of the P_i and G_i :

$$P_i = A_i \oplus B_i$$

$$S_i = P_i \oplus C_i$$

$$A_i \oplus B_i \oplus C_i$$

$$G_i = A_i B_i$$

$$C_{i+1} = G_i + P_i C_i$$

$$A_i \oplus B_i \oplus C_i$$



03 Feb 2022

CS-230@IITB



11

CADSL

FAST ADDERS

Faster Addition

- For big adders, the carry-chain is very long
- Separate the carry chain and sum logic
- Partial Full Adders
 - Contain only the sum part of a FA



03 Feb 2022


CS-230@IITB

7

CADSL

Carry Lookahead

- Given Stage i from a Full Adder, we know that there will be a carry generated when $A_i = B_i = "1"$, whether or not there is a carry-in.
- Alternately, there will be a carry propagated if the "half-sum" is "1" and a carry-in, C_i occurs.
- These two signal conditions are called generate, denoted as G_i , and propagate, denoted as P_i respectively and are identified in the circuit:



03 Feb 2022

CS-230@IITB

9

CADSL

Carry Lookahead Development

- Flatten equations for carry using G_i and P_i terms for less significant bits
- Beginning at the cell 0 with carry in C_0 :

$$C_1 = G_0 + P_0 C_0$$

$$G_0 = A_0 B_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1(G_0 + P_0 C_0)$$

$$= G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$G_1 = A_1 B_1$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2(G_1 + P_1 G_0 + P_1 P_0 C_0)$$

$$= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$G_2 = A_2 B_2$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$



03 Feb 2022

CS-230@IITB

12

CADSL

Carry Lookahead Development

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2(G_1 + P_1 G_0 + P_1 P_0 C_0)$$

$$= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$




03 Feb 2022

CS-230@IITB

13

CADSL

Carry Lookahead Adder




Carry Look-Ahead Adder

- As usual, can trade area/power for speed
 - Multi-level logic (ripple carry) reduces area
 - Flattening carry logic increases speed
- Sometimes called CLA


Break carry chain

Speeding Up the Adder



Fast Adders

- In general, any output of a 32-bit adder can be evaluated as a logic expression in terms of all 65 inputs.
- Number of levels of logic can be reduced to $\log_2 N$ for N -bit adder. Ripple-carry has N levels.
- More gates are needed, about $\log_2 N$ times that of ripple-carry design.



Key Architectures for Carry Calculation

- 1960: J. Sklansky adder
- 1973: Kogge-Stone adder
- 1980: Ladner-Fisher adder
- 1982: Brent-Kung adder
- 1987: Han Carlson adder
- 1999: S. Knowles adder

Other parallel adder architectures:


- 1981: H. Ling adder
- 2001: Beaumont-Smith

Binary Addition

- Input:** two n -bit binary numbers $a_{n-1} \dots a_0$ and $b_{n-1} \dots b_0$, one bit carry-in c_0
- Output:** n -bit sum $s_{n-1} \dots s_0$ and one bit carry out c_n
- Prefix Addition:** Carry generation & propagation


$$\begin{aligned} \text{Generate: } g_i &\equiv a_i b_i \\ \text{Propagate: } p_i &\equiv a_i \oplus b_i \\ c_{i+1} &\equiv g_i + p_i \cdot c_i \\ s_i &\equiv c_i \oplus (a_i \oplus b_i) \end{aligned}$$

Binary Addition as a prefix sum problem.



Parallel Prefix Adders

- The parallel prefix adder employs the 3-stage structure of the CLA adder. The improvement is in the carry generation stage which is the most intensive one:



03 Feb 2022


CS-230@IITB

23

CADSL

Prefix graphs for representation of Prefix addition

- Serial adder carry generation represented by prefix graphs




03 Feb 2022

CS-230@IITB

26

CADSL

Kogge Stone Adder




03 Feb 2022

CS-230@IITB

29

CADSL

Prefix Addition – Formulation




03 Feb 2022

CS-230@IITB

24

CADSL

Prefix Adder – Prefix Structure Graph




03 Feb 2022

CS-230@IITB

27

CADSL

1973: Kogge-Stone adder



- The Kogge-Stone adder has:

- Low depth
- High node count (implies more area).
- Minimal fan-out of 1 at each node (implies faster performance).



03 Feb 2022


CS-230@IITB

30

CADSL

Computation of Carries – Prefix Graphs

The components usually seen in a prefix graph are the following:




CS-230@IITB

25

CADSL

Classical Prefix Adders




CS-230@IITB

28

CADSL

1982: Brent-Kung (BK) Adder













Brent and Kung, "A regular layout for parallel adders", In IEEE transaction for Computers, 1982





03 Feb 2022

CS-230@IITB

CADSL





Thank You

Sequential Circuits


Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@cse.ee.iitb.ac.in



$$\begin{aligned}
 & q_3 = q_3 \cdot b_2 \\
 & q_3 \oplus b_2 = p_3 \\
 & q_3 \cdot q_2 \cdot b_2 = q_2 \\
 & q_2 \oplus b_2 = p_2 \\
 & q_2 = q_2 \cdot b_2 \\
 & q_2 \cdot q_1 \cdot b_2 = q_1 \\
 & q_1 \oplus b_2 = p_1 \\
 & q_1 = q_1 \cdot b_2 \\
 & q_1 \cdot q_0 \cdot b_2 = q_0 \\
 & q_0 \oplus b_2 = p_0 \\
 & q_0 = q_0 \cdot b_2
 \end{aligned}$$




generated from cells 3:2



$$\begin{aligned}
 & G_{3:2} = q_3 + b_3 \\
 & P_{3:2} = p_3 \cdot b_2 \\
 & G_{3:2} = q_3 + q_2 \cdot b_3 \\
 & P_{3:2} = p_3 \cdot b_2 \\
 & G_{1:0} = q_1 + q_0 \cdot b_1 \\
 & P_{1:0} = p_1 \cdot b_0 \\
 & G_{3:0} = G_{3:2} + P_{3:2} \cdot G_{1:0} \\
 & P_{3:0} = P_{3:2} \cdot P_{1:0} \\
 & G_{1:0} = q_1 + q_0 \cdot b_1 \\
 & P_{1:0} = p_1 \cdot b_0 \\
 & S_1 = p_1 \oplus q_1 \\
 & S_0 = p_0 \\
 & G_{1:0} = q_1 + q_0 \cdot b_1 \\
 & P_{1:0} = p_1 \cdot b_0 \\
 & S_1 = p_1 \oplus q_1 \\
 & S_0 = p_0 \\
 & G_{1:0} = q_1 + q_0 \cdot b_1 \\
 & P_{1:0} = p_1 \cdot b_0 \\
 & S_1 = p_1 \oplus q_1 \\
 & S_0 = p_0 \\
 & G_{1:0} = q_1 + q_0 \cdot b_1 \\
 & P_{1:0} = p_1 \cdot b_0 \\
 & S_1 = p_1 \oplus q_1 \\
 & S_0 = p_0
 \end{aligned}$$

$G_i = p_i \oplus q_i$





State Machine

$m(I, D, S, S_0, \delta, \lambda)$


I: Input symbols
 $\{00, 01, 10, 11\}$

O: Output symbols
S_{12.17}


S : Set of States

S : set of states
 $\{0, 1\}$
 S_0 : initial state $\{0\}$
 δ : $SXT \rightarrow S$ transition function


$\lambda: S \times I \rightarrow O$ output function



$$\text{Storage} = \log_2 15$$



Thank You



State Machine

Diagram illustrating the state transition function δ and its implementation using a Karnaugh map.

State Transition Diagram:

Function δ : $\delta : S \times I \rightarrow S$

Karnaugh Map for δ :

	00	01	11	10
0	0	0	1	0
1	0	1	1	1

The Karnaugh map shows the following minterms:
 - $\delta(00, 00) = 0$
 - $\delta(00, 01) = 0$
 - $\delta(00, 11) = 1$
 - $\delta(00, 10) = 0$
 - $\delta(01, 00) = 0$
 - $\delta(01, 01) = 1$
 - $\delta(01, 11) = 1$
 - $\delta(01, 10) = 1$
 - $\delta(11, 00) = 1$
 - $\delta(11, 01) = 1$
 - $\delta(11, 11) = 1$
 - $\delta(11, 10) = 1$
 - $\delta(10, 00) = 0$
 - $\delta(10, 01) = 1$
 - $\delta(10, 11) = 1$
 - $\delta(10, 10) = 1$

Implementation:

$$\delta = a.b + \bar{a}.b + \bar{a}.\bar{b}$$

State Table:

	00	01	11	10
0	0	1	1	0
1	1	0	1	0


Equation for I : $I = \{00, 01, 10, 11\}$

Equation for A : $A = \delta(\bar{a}, \bar{b}) + \delta(\bar{a}, b) + \delta(a, \bar{b}) + \delta(a, b)$


Equation for λ : $\lambda = \delta(\bar{a} \oplus b) + \delta(a \oplus b)$

Final Answer: $= 8 \oplus a \oplus b_4$ ✓ CADSL


State Machine




Finite State Machine




Finite State Machine




Finite State Machine




Finite State Machine



Finite State machine



Finite State machine



Thank You

Sequential Circuits


Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab
Department of Computer Science & Engineering, and
Department of Electrical Engineering
Indian Institute of Technology Bombay
<http://www.cse.iitb.ac.in/~viren/>
E-mail: viren@cse, ee.iitb.ac.in

CS-230: Digital Logic Design & Computer Architecture


Lecture 17 (14 February 2022) CADSL



14 Feb 2022

CS-230@IITB

2 CADSL




14 Feb 2022

CS-230@IITB

5 CADSL

State Machine




14 Feb 2022

CS-230@IITB

3 CADSL

State Machine




14 Feb 2022

CS-230@IITB

4 CADSL

Finite State Machine




14 Feb 2022

CS-230@IITB

6 CADSL

Finite State machine




14 Feb 2022

CS-230@IITB

9 CADSL

Finite State machine



14 Feb 2022


CS-230@IITB

10 CADSL

State Equivalence

Machine M1 ✓

PS	NS, z	
	X = 0	X = 1
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0



15 Feb 2022

CS-230@IITB

9 CADSL

Distinguishable States

k-equivalent

k-indistinguishable.



15 Feb 2022

CS-230@IITB

12 CADSL

State Minimization Procedure

- Partition the states of M into subsets s.t. all states in same subset are 1-equivalent
- Two states are 2-equivalent iff they are 1-equivalent and their l_i successors, for all possible l_i , are also 1-equivalent

MOORE MINIMIZATION

PS	NS, z	
	X = 0	X = 1
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0

$P_0 = (ABCDEF)$



15 Feb 2022

CS-230@IITB

15 CADSL

State Equivalence


Machine M1

2- Indistinguishable

PS	NS, z	
	X = 0	X = 1
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0

(A, E) - 3 Distinguishable

Seq - 111



15 Feb 2022

CS-230@IITB

10 CADSL

State Equivalence

Machine M1

(A, B) - 1 Distinguishable

(A, E) - 3 Distinguishable

Seq - 111

PS	NS, z	
	X = 0	X = 1
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0

k-equivalent - The states that are not k-distinguishable are said to be k-equivalent

Also r-equivalent $r < k$



15 Feb 2022

CS-230@IITB

11 CADSL

State Equivalence

- The set of states of a machine M can be partitioned into disjoint subsets, known as equivalence classes

- Two states are in the same equivalence class if and only if they are equivalent, and are in different classes if and only if they are distinguishable

Property: If S_i and S_j are equivalent states, their corresponding X-successors, for all X, are also equivalent



15 Feb 2022

CS-230@IITB

14 CADSL

State Minimization Procedure

- Partition the states of M into subsets s.t. all states in same subset are 1-equivalent
- Two states are 2-equivalent iff they are 1-equivalent and their l_i successors, for all possible l_i , are also 1-equivalent

PS	NS, z	
	X = 0	X = 1
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0

$P_0 = (ABCDEF)$

$P_1 = (ACE), (BDF)$



15 Feb 2022

CS-230@IITB

16 CADSL

PS	NS, z	
	X = 0	X = 1
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0

$P_0 = (ABCDEF)$

$P_1 = (ACE), (BDF)$

$P_2 = (ACE), (BD), (F)$



15 Feb 2022

CS-230@IITB

17 CADSL

State Minimization Procedure

- Partition the states of M into subsets s.t. all states in same subset are *1-equivalent*
- Two states are 2-equivalent iff they are 1-equivalent and their l_i successors, for all possible l_i , are also 1-equivalent

PS	NS, z	
	X = 0	X = 1
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0

$$\begin{aligned} P_0 &= (\text{ABCDEF}) \\ P_1 &= (\text{ACE}), (\text{BDF}) \\ P_2 &= (\text{ACE}), (\text{BD}), (\text{F}) \\ P_3 &= (\text{AC}), (\text{E}), (\text{BD}), (\text{F}) \end{aligned}$$



15 Feb 2022

CS-230@IITB

18

CADSL

Machine Equivalence

- Two machines M_1, M_2 are said to be equivalent if and only if, for every state in M_1 , there is corresponding equivalent state in M_2
- If one machine can be obtained from the other by relabeling its states they are said to be *isomorphic* to each other

PS	NS, z	
	X = 0	X = 1
AC - α	$\beta, 0$	$\gamma, 1$
E - β	$\alpha, 0$	$\delta, 1$
BD - γ	$\delta, 0$	$\gamma, 0$
F - δ	$\gamma, 0$	$\alpha, 0$

φ



15 Feb 2022

CS-230@IITB

21

CADSL

State Minimization Procedure

- Partition the states of M into subsets s.t. all states in same subset are *1-equivalent*
- Two states are 2-equivalent iff they are 1-equivalent and their l_i successors, for all possible l_i , are also 1-equivalent

PS	NS, z	
	X = 0	X = 1
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0

$$\begin{aligned} P_0 &= (\text{ABCDEF}) \\ P_1 &= (\text{ACE}), (\text{BDF}) \\ P_2 &= (\text{ACE}), (\text{BD}), (\text{F}) \\ P_3 &= (\text{AC}), (\text{E}), (\text{BD}), (\text{F}) \\ P_4 &= (\text{AC}), (\text{E}), (\text{BD}), (\text{F}) \end{aligned}$$



15 Feb 2022

CS-230@IITB

19

CADSL

State Minimization Procedure

- Partition the states of M into subsets s.t. all states in same subset are *1-equivalent*
- Two states are 2-equivalent iff they are 1-equivalent and their l_i successors, for all possible l_i , are also 1-equivalent

PS	NS, z	
	X = 0	X = 1
A	E, 0	D, 1
B	F, 0	D, 0
C	E, 0	B, 1
D	F, 0	B, 0
E	C, 0	F, 1
F	B, 0	C, 0

$$\begin{aligned} P_0 &= (\text{ABCDEF}) \\ P_1 &= (\text{ACE}), (\text{BDF}) \\ P_2 &= (\text{ACE}), (\text{BD}), (\text{F}) \\ P_3 &= (\text{AC}), (\text{E}), (\text{BD}), (\text{F}) \\ P_4 &= (\text{AC}), (\text{E}), (\text{BD}), (\text{F}) \end{aligned}$$



15 Feb 2022

CS-230@IITB

20

CADSL

State Equivalence - Example

Machine M2

PS	NS, z	
	X = 0	X = 1
A	E, 0	C, 0
B	C, 0	A, 0
C	B, 0	G, 0
D	G, 0	A, 0
E	F, 1	B, 0
F	E, 0	D, 0
G	D, 0	G, 0

$$\begin{aligned} P_0 &= (\text{ABCDEFG}) \\ P_1 &= (\text{ABCDHG}) (\text{E}) \\ P_2 &= (\text{AF}) (\text{BCDG}) (\text{E}) \\ P_3 &= (\text{AF}) (\text{BD}) (\text{CG}) (\text{E}) \\ P_4 &= (\text{A}) (\text{F}) (\text{BD}) (\text{CG}) (\text{E}) \\ P_5 &= (\text{A}) (\text{F}) (\text{BD}) (\text{CG}) (\text{E}) \end{aligned}$$



15 Feb 2022

CS-230@IITB

22

CADSL

Thank You



15 Feb 2022

CS-230@IITB

23

CADSL