


Q.1



Given, ~~suppose~~ BJT is in the saturation region -

So, $V_{CE} = 0.2V$

By, applying KVL @ i_B loop -

$$-10 + 10K i_B + 0.8 + 4K i_E = 0$$

$$10K i_B + 4K (1+\beta) i_B = 9.2$$

$$i_B = \frac{9.2}{10K + 4K(1+\beta)}$$

And, $i_{c_{active}} = \beta i_B = \frac{9.2 \beta}{10K + 4K(1+\beta)}$

And By applying KVL @ i_C loop -

$$-10 + 2K i_{c_{sat}} + 0.2 + 4K (i_E) = 0$$

$$i_{c_{sat}} = \frac{9.8}{6K}$$

for BJT to be in the saturation -

$$\beta i_b > i_{c \text{ sat}}$$


$$\frac{9.2\beta}{10k + 4k(1+\beta)} > \frac{9.8}{6k}$$

$$9.2\beta > 16.3 + 6.5(1+\beta)$$

$$2.7\beta > 22.8$$

$$\beta > 8.44 \quad (\text{or}) \quad \beta \geq 9$$

Q2) Given $V_{BB} = 3V$, $\beta = 100$, Q_1 ON, Q_2 OFF
 $R_1 = 4K\Omega$, $R_2 = 2.5K\Omega$



KVL at input of Q_1 -

$$2 = 0.7 + V_{E1} \Rightarrow V_{E1} = 2.3V$$

$$I_{E1} = \frac{2.3}{R_E}$$

$$V_{C1} = 5 - \frac{2.3}{R_E} \times R_1 \quad \text{--- (1)}$$

minimum voltage required to turn ON Q_2 is $3V$

$$V_{BE2} = V_{C1} - V_{E1}$$

$$0.7 = V_{C1} - 2.3 \Rightarrow V_{C1} = 3V$$


from eqn (1) -

$$5 - \frac{2.3}{R_E} \times R_1 < 3V$$

$$2R_E - 2.3 \times 4 < 3R_E$$

$$\boxed{R_E < 4.6K\Omega}$$

Sol-3



$$\begin{cases} V_{BE} = 0.8V \text{ for } V_o \text{ low} \\ V_{BE} = 0.5V \text{ for } V_o \text{ High} \end{cases}$$

npn BJT
low voltage = 0.2V ($V_{CE,sat}$)
high voltage = 5V (V_{CC})

(i) if $V_{in} = 0.2V$

Assume Q-off $\Rightarrow i_B = 0$

$$\Rightarrow V_{BE} = \frac{V_{in} - (-5) \times 50k + (-5)}{20k + 50k} = -1.286V$$

$V_{BE} < 0.5V$: Assumption correct

$$I_C \approx 0 \quad V_o \approx 5V$$

(ii) if $V_{in} = 5V$

Assume Q-ON (saturation) : $V_{BE} = 0.8V$

$$I_B = 5 - 0 \Rightarrow i_1 = i_2 + i_B$$

$$i_1 = \frac{V_{in} - 0.8}{20k} = \frac{5 - 0.8}{20k} = 0.21mA \quad \left(i_1 = \frac{V_{in} - V_{BE}}{20k} \right)$$

$$i_2 = \frac{0.8 - (-5)}{50k} = 0.116mA \quad \left(i_2 = \frac{V_{BE} - (-5)}{50k} \right)$$

$$i_B = i_1 - i_2 = 0.094mA$$


$$I_C = \frac{5 - 0.2}{2k} = 2.4mA \quad \left(I_C = \frac{5 - V_{CE,low}}{2k} \right) \rightarrow 0.2V$$

$$\Rightarrow \frac{I_C}{I_B} = \frac{2.4}{0.094} \approx 25.532 \quad \text{if } \beta > 25.532$$

then assumption is correct

$$\Rightarrow V_o = V_{CE} = 0.2V$$

Sol-4



* KCL at Base

$$i_1 = i_2 + i_B$$

1) Solving for V_{IL} and V_{OH}

$$V_{BE} = 0.5V \text{ (given)}$$

$$\Rightarrow i_1 = \frac{V_{in} - V_{BE}}{20k} = \frac{V_{IL} - 0.5}{20k}; i_2 = \frac{V_{BE} - (-5)}{50k} = \frac{0.5 + 5}{50k}$$

~~Assuming~~ for $V_{in} = V_{IL}$, $i_B \approx 0$; $i_1 = i_2$

$$\Rightarrow \frac{V_{IL} - 0.5}{20k} = \frac{0.5 + 5}{50k} \Rightarrow V_{IL} = \frac{20}{50} \times 5.5 + 0.5 = 2.7V$$

$\Rightarrow V_{OH}$ will be 5V

2) Solving for V_{IH} and V_{OL}

$$\Rightarrow V_{BE} = 0.8 \text{ (given)}$$

$$\Rightarrow i_1 = \frac{V_{in} - V_{BE}}{20k} = \frac{V_{IH} - 0.8}{20k}; i_2 = \frac{V_{BE} - (-5)}{50k} = \frac{0.8 + 5}{50k}$$

$$i_C = \frac{5 - 0.2}{2k} = \frac{5 - V_{CE,low}}{2k} = 2.4mA$$

$$\Rightarrow i_B = \frac{i_C}{\beta} = 0.024mA$$

$$\Rightarrow \frac{V_{IH} - 0.8}{20k} = \frac{0.8 + 5}{50k} + 0.024$$

$$V_{IH} = 20 \times 0.14 + 0.8 = 3.6$$

* input is sufficiently high, so $V_{OL} \approx 0.2V$

* Noise margin

$$NM_L = V_{iL} - V_{oL} = 2.7 - 0.2 = 2.5V$$

$$NM_H = V_{oH} - V_{iH} = 5 - 3.6 = 1.4V$$

Tutorial 8 Solution

Q.5




Fig. A DTL NAND gate

When case 1, case 2, case 3 is considered




Fig. A DTL NAND gate

Find the power dissipation in the circuit (NAND gate)

For all the NAND gate input/output combinations shown below '1' logic is +6V and '0' logic is 0V

(Assuming all diodes and BJT are ideal.)

Truth Table (NAND gate)

V_1	V_2	V_0	
0	0	1	case 1
0	1	1	case 2
1	0	1	case 3
1	1	0	case 4

D_1 and D_2 will short circuit the $5k\Omega$ resistor to ground
BJT will be in cutoff. ($i_0 = 0$) $\rightarrow V_0 = +6V \rightarrow i_0 = 0mA$
KCL at $V_3 \rightarrow i_1 + i_2 = i_3$ KCL at $V_4 \rightarrow i_4 = i_5$

$$\therefore i_3 = \frac{6-0}{5k\Omega} = 1.2mA$$

$$\therefore i_5 = \frac{0+6}{65k\Omega} = 0.092mA$$

$$\text{Power dissipated } P_1 = 6 \times i_3 = 7.2mW$$

$$P_2 = 6 \times i_5 = 6 \times 0.092 = 0.552mW$$

$$\text{Total power dissipated} = P = 7.2 + 0.552 = 7.752mW$$

When Case 4 is considered




Fig. A DTL NAND gate

D_1 and D_2 will be open circuited

BJT will be in saturation and act as short to the ground. $\rightarrow V_4 = V_0 = 0V$

$$\rightarrow \text{KCL at } V_3 \rightarrow i_3 = i_4$$

$$\therefore \frac{6-V_4}{20k\Omega} = i_3$$

$$\therefore i_3 = 0.3mA$$

$$P_1 = 6 \times i_3 = 1.8mW$$

$$\frac{6-V_0}{1k\Omega} = i_0$$

$$\therefore i_0 = 6mA$$

$$P_2 = 6 \times i_0 = 36mW$$

KCL at V_4 .

$$i_4 = i_5 + i_b$$

$$\therefore i_5 = \frac{V_4+6}{50k\Omega} = 0.12mA$$

$$\therefore i_b = i_4 - i_5 = 0.3 - 0.12mA = 0.18mA$$

$$P_3 = 6 \times i_5 = 0.72mW$$

\therefore Total dissipated power

$$P = P_1 + P_2 + P_3$$

$$= 1.8 + 36 + 0.72$$

$$\therefore P = 38.52mW$$