Advanced Computer Architecture

Name : Mohammad Zaid Roll Number : 2021101004

Question 1

(a)

```
#include <iostream>
#include <vector>

using namespace std;

int dotProduct(const vector<int>& vector1, const vector<int>& vector2)
{
    int dot = 0;
    for (size_t i = 0; i < vector1.size(); i++)
    {
        dot += vector1[i] * vector2[i];
    }
    return dot;
}

int main()
{
    vector<int> vector_a = {1, 2, 3};
    vector<int> vector_b = {4, 5, 6};

    int result = dotProduct(vector_a, vector_b);
    cout << " dot product : " << result << end1;
    return 0;
}</pre>
```

(b)

```
#include <iostream>
#include <vector>
#include <immintrin.h>
int dot_product_vectorized(const std::vector<int> &x, const std::vector<int> &y)
   const size_t vectorSize = x.size();
   __m256i sum = _mm256_setzero_si256();
   for (size_t i = 0; i < vectorSize; i += 8) // AVX2 registers can handle 8 integers at a time
       __m256i y_vec = _mm256_loadu_si256((__m256i *)&y[i]);
       __m256i prod = _mm256_mullo_epi32(x_vec, y_vec);
       sum = _mm256_add_epi32(sum, prod);
   alignas(32) int result[8];
   _mm256_store_si256((__m256i *)result, sum);
   int finalResult = 0;
   for (int i = 0; i < 8; ++i)
       finalResult += result[i];
   return finalResult;
int main()
```

```
{
    std::vector<int> x = {1, 2, 3, 4, 5, 6, 7, 8};
    std::vector<int> y = {2, 3, 4, 5, 6, 7, 8, 9};

int result = dot_product_vectorized(x, y);
    std::cout<< result << std::endl;
    return 0;
}</pre>
```

(c) Dot product program to compute for even indices

```
#include <iostream>
#include <vector>
#include <immintrin.h>
int \ dot\_product\_even\_indices(const \ std::vector<int>\& \ x, \ const \ std::vector<int>\& \ y)
    __m256i sum = _mm256_setzero_si256();
    for (size_t i = 0; i < x.size(); i += 8)
  {
        __m256i x_vec = _mm256_loadu_si256((__m256i*)&x[i]);
        __m256i y_vec = _mm256_loadu_si256((__m256i*)&y[i]);
        __m256i mask = _mm256_setr_epi32(0, -1, 0, -1, 0, -1, 0, -1);
       // mask to filter out even indices
       x_{ec} = _{mm256\_and\_si256(x_{ec}, mask);}
        y_{ec} = _{mm256\_and\_si256(y_{ec}, mask)};
         _m256i prod = _mm256_mullo_epi32(x_vec, y_vec);
        sum = _mm256_add_epi32(sum, prod);
   }
    alignas(32) int result[8];
    _mm256_store_si256((__m256i*)result, sum);
    return result[0] + result[1] + result[2] + result[3] + result[4] + result[5] + result[6] + result[7];
}
int main()
{
    std::vector<int> x = \{1, 1, 1, 1, 1, 1, 1, 1\};
    std::vector<int> y = \{1, 2, 3, 4, 5, 6, 7, 8\};
    int result = dot_product_even_indices(x, y);
    std::cout<<result;
    return 0;
}
```

(d) Program to compute memory bandwidth of our system. We just try to allocate memory for large arrays and take the average of the bandwidth for multiple iterations.

```
#include <iostream>
#include <chrono>

const long long ARRAY_SIZE = 10000000000;
const int NUM_RUNS = 10;

void stream_copy(double* dest, const double* src, long long size)
{
    for (long long i = 0; i < size; ++i) {
        dest[i] = src[i];
    }
}
int main()
{
    double total_bandwidth = 0.0;</pre>
```

```
for(int run = 0; run < NUM_RUNS; ++run)</pre>
        double* A = new double[ARRAY_SIZE];
        double* B = new double[ARRAY_SIZE];
        for(long long i = 0; i < ARRAY_SIZE; ++i)</pre>
            A[i] = 1.0;
           B[i] = 2.0;
        auto start = std::chrono::high_resolution_clock::now();
        // memory-bound operation (streaming copy)
        stream_copy(A, B, ARRAY_SIZE);
        auto end = std::chrono::high_resolution_clock::now();
        std::chrono::duration<double> duration = end - start;
        double bandwidth = (double(ARRAY_SIZE) * sizeof(double)) / (duration.count() * 1e9);
        total_bandwidth += bandwidth;
        delete[] A;
        delete[] B;
    double average_bandwidth = total_bandwidth / NUM_RUNS;
   std::cout << "Average Memory Bandwidth: " << average_bandwidth << " GB/s" << std::endl;
    return 0;
}
```

(e)My cpu frequency is 3.2 GHz.

Assuming AVX2 support and 8 FLOPs per cycle per core.


```
import os
import multiprocessing

cores = multiprocessing.cpu_count()
frequency = 3.2
flops_per_cycle_per_core = 8
peak_gflops = cores * frequency * flops_per_cycle_per_core

print(f"Number of Cores: {cores}")
print(f"CPU Frequency (GHz): {frequency}")
print(f"Estimated Peak GFLOPS: {peak_gflops:.2f}")
```

Thus we get: Estimated Peak GFLOPS/sec: 224.00

(f) We will use the roofline analysis for this.



We know that a program is compute bound iff :

Operational Intensity ≥ (Peak GFLOPS)/Bandwidth

From above data we see that a program is compute bound if and only if

Operational Intensity ≥ 159.91 FLOPS/Byte.

We got the above by using roofline analysis, dividing peak GFLOPS with the bandwidth of our system.

Now we will calculate operational intensity for each of the above cases:

Program	Number of Operations	Byte Accessed	Operations per Byte
Scalar Dot Product (1-a)	2*n	2n*4	1/4
Vectorised Dot Product(1-b)	2*n/8	2n*4	1/32
Vectorised Dot Product for even indices(1-c)	4*n/8	2n*4	1/16

We see that all of them is much less than the operational intensity 159.951 FLOPS/BYTE.

Thus all of them are memory bound program.

Question 2

(a) Usual 3-D Loop:

```
void matrixMul(int n, int** matrixA, int** matrixB, int** matrixC)
{
   int row = 0;
   int k = 0;
   int k = 0;
   for(row = 0; row < n; row++)
   {
      for(col = 0; col < n; col++)
      {
            for(k = 0; k < n; k++)
            {
                matrixC[row][col] += matrixA[row][k] * matrixB[k][col];
            }
        }
    }
   return;
}</pre>
```

Strassen's Multiplication:

```
C[0][0] = A[0][0] * B[0][0];
int newSize = size / 2;
vector<int> inner(newSize);
vector<vector<int>>
    A11(newSize, inner), A12(newSize, inner), A21(newSize, inner), A22(newSize, inner),
    B11(newSize, inner), B12(newSize, inner), B21(newSize, inner), B22(newSize, inner),
    C11(newSize, inner), C12(newSize, inner), C21(newSize, inner), C22(newSize, inner),
    M1(newSize, inner), M2(newSize, inner), M3(newSize, inner), M4(newSize, inner),
    M5(newSize, inner), M6(newSize, inner), M7(newSize, inner),
    AResult(newSize, inner), BResult(newSize, inner);
// Dividing the matrices into sub-matrices
for (int i = 0; i < newSize; i++)
    for (int j = 0; j < newSize; j++)
        A11[i][j] = A[i][j];
        A12[i][j] = A[i][j + newSize];
        A21[i][j] = A[i + newSize][j];
        A22[i][j] = A[i + newSize][j + newSize];
        B11[i][j] = B[i][j];
        B12[i][j] = B[i][j + newSize];
        B21[i][j] = B[i + newSize][j];
B22[i][j] = B[i + newSize][j + newSize];
   }
}
// Calculating M1 to M7
add(A11, A22, AResult, newSize);
add(B11, B22, BResult, newSize);
strassen(AResult, BResult, M1, newSize);
add(A21, A22, AResult, newSize);
strassen(AResult, B11, M2, newSize);
subtract(B12, B22, BResult, newSize);
strassen(A11, BResult, M3, newSize);
subtract(B21, B11, BResult, newSize);
strassen(A22, BResult, M4, newSize);
add(A11, A12, AResult, newSize);
strassen(AResult, B22, M5, newSize);
subtract(A21, A11, AResult, newSize);
add(B11, B12, BResult, newSize);
strassen(AResult, BResult, M6, newSize);
subtract(A12, A22, AResult, newSize);
add(B21, B22, BResult, newSize);
strassen(AResult, BResult, M7, newSize);
// Calculating C11, C12, C21, and C22
add(M1, M4, AResult, newSize);
subtract(M7, M5, BResult, newSize);
add(AResult, BResult, C11, newSize);
add(M3, M5, C12, newSize);
add(M2, M4, C21, newSize);
add(M1, M3, AResult, newSize);
subtract(M6, M2, BResult, newSize);
add(AResult, BResult, C22, newSize);
// Grouping the results into the final matrix
for (int i = 0; i < newSize; i++)
      for (int j = 0; j < newSize; j++)
        C[i][j] = C11[i][j];
        C[i][j + newSize] = C12[i][j];
        C[i + newSize][j] = C21[i][j];
        C[i + newSize][j + newSize] = C22[i][j];
```

```
}
}
```

(b) We get the following data for the various matrix sizes by varying k. Note that N was varied till 512 only otherwise it will take too much time for benchmarking of an N^3 algorithm with very large constant factor(Strassen Matrix Multiplication has large constant factor so it takes too much time for N=2^10).

Matrix size N*N

Strassen Multiplication

N	Instructions Executed	СРІ	L1 Miss %	L2 Miss %	L3 Miss %
16	2,45,64,458	0.701	0.694	51.5	44.34
32	15,06,13,788	0.561	0.410	44.81	45.15
64	1,03,52,18,260	0.524	0.055	37.38	27.15
128	7,23,96,36,384	0.558	0.045	25.02	44.63
256	50,69,81,59,824	0.530	0.541	23.04	40.05
512	3,55,00,11,03,750	0.523	0.331	21.64	29.11

Usual 3d Loop

N	Instructions Executed	СРІ	L1 Miss %	L2 Miss %	L3 Miss %
16	41,91,870	0.704	3.68	46.45	36.7
32	79,18,084	0.534	1.61	46.44	34.6
64	3,72,19,883	0.390	0.34	46.27	19.21
128	26,86,90,181	0.331	0.23	30.40	28.15
256	2,11,17,85,064	0.458	0.35	13.80	32.61
512	16,82,39,95,629	0.413	3.69	24.11	10.55

(c) Tiled Version of Matrix Multiplication:

Note that the analysis is for matrix dimension we will analyse for **512*512** matrix only otherwise it will take too much time for benchmarking of an N^3 algorithm with very large constant factor.

```
void mulBlocking(int n, double** matrixA, double** matrixB, double** matrixC)
    int block_size = BLOCK_SIZE;
   int row_start = 0;
    int col start = 0:
    int k_start = 0;
    int row = 0;
    int col = 0;
    int k = 0;
    for(row_start = 0; row_start < n; row_start += block_size)</pre>
        for(col_start = 0; col_start < n; col_start += block_size)</pre>
             for(k_start = 0; k_start < n; k_start += block_size)</pre>
                 for(row = 0; row < block_size; row++)</pre>
                     for(col = 0; col < block_size; col++)</pre>
                         for(k = 0; k < block_size; k++)</pre>
                             matrixC[row_start + row][col_start + col] +=
                                 matrixA[row_start + row][k_start + k] *
                                 matrixB[k_start + k][col_start + col];
```

```
}
}
}
```

Notation:

Dr → Total Data read

D1mr → L1 data miss reads

DLmr → L2 data miss reads

Dw → Total Data Write

D1mw → L1 data miss writes

Dlmw → L2 data miss writes

We get the following analytics for blocked matrix multiplication for the: 32 KB L1 cache, 1 MB L2 cache with line size64 bytes.

miss rate = (d1mr+dLmr) / (dr+dw)

Dr	D1mr	DLmr	Dw	D1mw	DLmw	Block Size	Miss Ratio
3,623,878,656	3,972,995	1,105,401	134,217,728	0	0	8	0.00135
3,623,878,656	1,536,032	568,817	134,217,728	0	0	16	0.00056
3,623,878,656	661,659	300,513	134,217,728	0	0	32	0.00026
3,623,878,656	479,940	166,337	134,217,728	0	0	64	0.00017
3,623,878,656	9,321,210	99,201	134,217,728	0	0	128	0.00250

Notice that D1mw and Dlmw is zero as matrixC[i][j]+=..... \Rightarrow matrix element at {i,j} is first loaded and then write is done, hence its in the cache because of the prior load. Thus writing causes no misses, because the prior load causes cache miss.


We can see that the best block size comes out to be 64 for the given configuration(we combine the total miss and see that D1mr+DLmr is least for block size 64).


Similarly we get the following analytics for recursive strassen's matrix multiplication :


Dr	D1mr	DLmr	Dw	D1mw	DLmw	Miss Ratio	Instructions Executed
754,353,232	403,456	25,499	569,298,260	422,241	219,509	0.00032	3,55,00,11,03,

We note that recursive strassen's matrix multiplication performs close to blocked matrix multiplication(having block size 16/32) in terms of cache performance. However the instructions executed is extremely high compared with blocking algorithm. We can also confirm from this that recursive Strassen's matrix multiplication is Cache oblivious algorithm but with significantly more constant factor.

We get the following graphs:







Question 3

Given code snippet:

```
for (i = 0; i < n - 1; i++)
{
   S1: A[i] = 0
   for (j = 1; j < n - 1; j++)
   S2: A[i] += 0.33*(B[i][j] * X[j])
}</pre>
```

We run the following code:

Code executed(mmap is used because sbrk can work only upto a certain limit in cachegrind, and **malloc** as well as **new** operator uses sbrk):

```
void cal()
{
   const int n=4000;
   float* X = new float[n];
   float* A = new float[n];
   float (B)[n]=(float()[n])mmap(NULL,n*n*sizeof(float),PROT_READ | PROT_WRITE, MAP_PRIVATE | MAP_ANONYMOUS, -1, 0);
   for(int i=0;i<n;i++)
   {
        X[i]=(i%2==0)?3:5;
        for(int j=0;j<n;j++)
        B[i][j]=(j%2==0)?5:8;
   }
   for(int i=0;i<n;i++)</pre>
```

```
{
    A[i]=0;
    for(int j=1;j<n-1;j++)
    {
        A[i]+=0.33*(B[i][j]*X[j]);
    }
}
return;
}</pre>
```

We get the following data by varying L1,L2 and L3 cache sizes.

Note that fully associative was achieved by setting the line_size = cache_size/block_size

We vary in the following way:

Row 1 \rightarrow 8 KB L1 and 016 KB L2 , fully associative LRU

Row 2 \rightarrow 16 KB L1 and 032 KB L2 , fully associative LRU

Row 3 \rightarrow 32 KB L1 and 064 KB L2 , fully associative LRU

Row 4 \rightarrow 64 KB L1 and 128 KB L2 , fully associative LRU

Row 5 \rightarrow 128 KB L1 and 256 KB L2 , fully associative LRU

Row 6 $\, o$ 256 KB L1 and 512 KB L2 , fully associative LRU

Row 7 \rightarrow 512 KB L1 and 001 MB L2 , fully associative LRU

Row 8 \rightarrow 001 MB L1 and 002 MB L2 ,fully associative LRU

Line sized used is 64 bytes in all of the rows.

S1:

Dr	D1mr	DLmr	Dw	D1mw	Dlmw
8000	0	0	4000	250	250
8000	0	0	4000	250	250
8000	0	0	4000	250	250
8000	0	0	4000	250	250
8000	0	0	4000	250	250
8000	0	0	4000	250	250
8000	0	0	4000	250	250
8000	0	0	4000	250	250

Analysis: For S1, we can see that all the misses are the compulsory misses, so increasing cache size doesn't offer any improve in performance.

S2:

Dr	D1mr	DLmr	Dw	D1mw	DLmw
207,896,000	2,004,000	2,004,000	15,992,000	0	0
207,896,000	2,004,000	1,000,251	15,992,000	0	0
207,896,000	1,000,251	1,000,251	15,992,000	0	0
207,896,000	1,000,250	1,000,250	15,992,000	0	0
207,896,000	1,000,250	1,000,250	15,992,000	0	0
207,896,000	1,000,249	1,000,249	15,992,000	0	0
207,896,000	1,000,248	1,000,247	15,992,000	0	0
207,896,000	1,000,246	1,000,243	15,992,000	0	0

For S2, we can see that write misses are zero, because data to be written - A[i] is already brought in the cache by S1.

Notation:

Dr → Total Data read

D1mr → L1 data miss reads

DLmr → L2 data miss reads

Dw → Total Data Write


D1mw → L1 data miss writes

Dlmw → L2 data miss writes

We can see that the optimal cache configuration is :

32 KB L1, 64 KB L2

Note that miss ratio is calculated by combining the read and write misses , and also combining the L1 and L2 misses.



From the above graph we can see that after the red point, there is no significant reduction in miss ratio even if the cache sizes are increased. Thus the point 32 KB L1, 64 KB L2 is optimal.