


## **Final Project:**

# Q & A session




Group 12

112501538 葉承泓、 111063548 蕭方凱、111061624 尤弘瑋

- Our final project is target at:
  - Concurrently execution of all workloads & acceleration of MM
    - → MM hardware accelerator
  - 2. Reduce FIR & MM latency
    - → add DMA
  - 3. Reduce instruction count
    - → compile with –Os flag
  - 4. Make use of bank interleavedbetween code and data → SDRAM
  - 5. Reduce SDRAM average latency
    - → SDRAM with prefetch
  - 6. Multiple request to SDRAM
    - → arranged by SDRAM arbiter

### **Block Diagram**



USER Project Wrapper

- Our new work
- Our previous work
- Modified from source code / our previous work
- Provided


### Q1: Explain why Qsort in CPU?

- FIR (with hardware & DMA & SDRAM):
  - ➤ 總共 3058 個clock cycles
  - ➤ Compare to lab4-2: FIR with software: 1510415個clock cycles
  - ➤ Compare to lab4-2: FIR with hardware: 551675個clock cycles
- MM (hardware accelerator)
  - > 總共 195 個clock cycles
  - ➤ ideally: 48個clock cycles
  - ➤ Compare to lab6:MM with software:203852個clock cycles
- Qsort (firmware)
  - > 總共 8305 個clock cycles

### Q2: Explain prefetch mechanism, combine with burst


- SDRAM controller
  - ▶ prefetch:利用controller IDLE的時間






Our new work

### (with prefetch)





### Q2: Explain prefetch mechanism, combine with burst


- SDRAM controller
  - prefetch:
    - 1. 新增PREFETCH state, 並replace上頁中的IDLE時段
    - 2. 將READ\_RES state的時長加長3個cycle,分別輸出PREFETCH的3個
      - data → 一次request可輸出4筆data (with contiguous address)
    - → 僅需多花費3個cycle (因PREFETCH state不會多花cycle),就可獲 得額外3筆data →平均1個cycle就可以多獲得1筆data

```
PREFETCH: begin

cmd_d = CMD_READ;
if (prefetch_step) begin
    a_d = a_q + 4; //16;
end
else begin
    a_d = a_q + 1; //4;
end

ba_d = ba_q;

if (prefetch_counter == 2'd2) begin
    state_d = READ_RES;
    next_prefetch_counter = 0;
end
else begin
    state_d = PREFETCH;
    next_prefetch_counter = prefetch_counter + 1;
end
end
```



Our new work

W I S H

Ε

U

#### Q2: Explain prefetch mechanism, combine with burst ? SDRAM controller prefetch: WB SS-tdota FIR data WISH Request CPU M request DHA AXI Protocol (Stream\_out) (stream\_in...) address[0] E **SDRAM** U 2. Data0 Arbiter Request Request USER Project Wrapper return back to FIR/M Our new work address[0] address[0:3] (prefetch buffer) **3. Data1** <→ SDRAM equest from CPU CPU: RAM store into prefetch Burst roller Prefetch data[0:3] 4. Data2 buffer store into prefetch **Prefetch** MM: **5.** Data3 store into prefetch but **Burst**


### Q2: Explain prefetch mechanism, combine with burst?


■ SDRAM controller

➤ prefetch:下圖以CPU request為例

prefetch address CPU0[22:0] prefetch address CPU1[22:0] prefetch address CPU2[22:0] prefetch buffer CPU0[31:0] prefetch buffer CPU1[31:0] prefetch buffer CPU2[31:0] SDRAM controller state q[3:0] prefetch counter[1:0] in valid busy addr[22:0] a q[12:0] data in[31:0] prefetch step out valid

data out[31:0]






OSER Troject W


Our new work

### Q2: Explain prefetch mechanism, combine with burst? SDRAM arbiter ➤ Data在prefetch buffer中:直接return,不需request到SDRAM WB SS\_tdata to AXI\_lite AXI SM\_tdata WISH CPU E **SDRAM** Arbiter controller, interface Our new work (prefetch buffer) SDRAM lequest from CPU **SDRAM** CPU: controller request controller FIR: MM:

## Q3: with DMA, how do you know the work is done?

> DMA for FIR: 2. When input buffer is valid, input to FIR When Y[n] buffer is valid, output from FIR






Our new work


### Q3: with DMA, how do you know the work is done?


Configuration address map:



### Q4: What area you can further improve

➢ In DMA for FIR:







**Non-ready** x[n] buffer in WB\_to\_AXI module



Ready x[n] buffer in WB\_to\_AXI module





