國立清華大學 系統晶片設計 SOC Design



## Lab 5

組別: 第12組

學號:111063548、111061624、112501538

姓名:蕭方凱、尤弘瑋、葉承泓

指導老師:賴瑾教授

# 目錄

1.	Bloc	k Diagram	3			
2.	FPG	A Utilization	4			
	(1).	Caravel utilization	4			
	(2).	Read_romcode utilization	5			
	(3).	Caravel_ps utilization	6			
	(4).	Output_pin utilization	7			
	(5).	Utilization 總整理(counter)	7			
3.	Explain the function of IP in this design					
	(1).	read_romcode	8			
	(2).	spiflash	9			
	(3).	ResetControl	10			
	(4).	caravel ps	11			
4.	Run	these workload on caravel FPGA	12			
	coun	ter wb.hex	12			
	coun	13				
	gcd	la.hex	14			
5.	Scre	enshot of Execution result on all workload	15			
	Cour	15				
	Cour	nter_la	16			
	Gcd.		17			
6.	Stud	y caravel fpga.ipynb, and be familiar with caravel SoC cont	trol flow 18			

# 1. Block Diagram




Fig 1 block diagram

## 2. FPGA Utilization

## (1). Caravel utilization

1. Slice Logic								
Site Type	Used	Fixed	Prohibited	Available	++   Util%			
Slice LUTs*	   3842	+   0	0	53200	++   7.22			
LUT as Logic	3788	0	0	53200	7.12			
LUT as Memory	54	0	0	17400	0.31			
LUT as Distributed RAM	16	0			1 1			
LUT as Shift Register	38	0						
Slice Registers	3945	0	0	106400	3.71			
Register as Flip Flop	3870	0	0	106400	3.64			
Register as Latch	75	0	0	106400	0.07			
F7 Muxes	169	0	0	26600	0.64			
F8 Muxes	47	0	0	13300	0.35			
+		+	+	+	++			

2. Memory									
t city Time	+   ,,,_,,	├   ┏╩							
Site Type	Usea	Fixea	Pronibited	Available   Util%					
Block RAM Tile	J 3	l 0	0	140   2.14					
RAMB36/FIFO*	l 0	l 0 1	0	140   2.14					
RAMB18	l 6	l 0 1	0	280   2.14					
RAMB18E1 only	_	•   		200   2.14					
+	,	 <del> </del>	 						

## (2). Read\_romcode utilization

1. Slice Logic									
Site Type	   Used	Fixed	   Prohibited	Available	+   Util%				
+	+	+	+		++				
Slice LUTs*	739	0	0	53200	1.39				
LUT as Logic	664	0	0	53200	1.25				
LUT as Memory	75	0	0	17400	0.43				
LUT as Distributed RAM	0	0							
LUT as Shift Register	75	0							
Slice Registers	1100	0	0	106400	1.03				
Register as Flip Flop	1100	0	0	106400	1.03				
Register as Latch	0	0	0	106400	0.00				
F7 Muxes	0	0	0	26600	0.00				
F8 Muxes	0	0	0	13300	0.00				
+	+	+	<del></del>		+				

2. Memory								
+    Site Type	Used	Fixed	Prohibited	Available	Util%			
Block RAM Tile   RAMB36/FIFO*	1 1	-	0	140   140	0.71   0.71			
RAMB36E1 only RAMB18	1   0 +	0	   0   	280   	0.00   +			

## (3). Caravel\_ps utilization

1. Slice Logic								
Site Type	   Used	Fixed	Prohibited	+   Available	++   Util%			
Slice LUTs*	119	0	0	53200	0.22			
LUT as Logic	119	0	0	53200	0.22			
LUT as Memory	0	0	0	17400	0.00			
Slice Registers	158	0	0	106400	0.15			
Register as Flip Flop	158	0	0	106400	0.15			
Register as Latch	0	0	0	106400	0.00			
F7 Muxes	0	0	0	26600	0.00			
F8 Muxes	0	0	0	13300	0.00			
+	+	+		+	++			


2. Memory									
+	+	<b></b>		<b></b>	+				
Site Type	Used		Prohibited	   Available	Util%				
Block RAM Tile	0		0	   140	0.00				
RAMB36/FIFO*	0	0	0	140	0.00				
RAMB18	0	0	0	280	0.00				
+	+	++		++	+				

### (4). Output\_pin utilization

1. Slice Logic								
Site Type	Used	Fixed	Prohibited	Available	Util%			
Slice LUTs*	10	0	0	53200	0.02			
LUT as Logic	10	0	0	53200	0.02			
LUT as Memory	0	0	0	17400	0.00			
Slice Registers	12	0	0	106400	0.01			
Register as Flip Flop	12	0	0	106400	0.01			
Register as Latch	0	0	0	106400	0.00			
F7 Muxes	0	0	0	26600	0.00			
F8 Muxes	0	0	0	13300	0.00			
+	+		+	+	++			


2. Memory										
+	+	+	<b></b>	<b>+</b>	++					
Site Type	Used	Fixed	Prohibited	Available	Util%					
+	+	+	+	+	++					
Block RAM Tile	0	0	0	140	0.00					
RAMB36/FIFO*	0	0	0	140	0.00					
RAMB18	0	0	0	280	0.00					
+	+	+	<b></b>	+	++					

## (5). Utilization 總整理 (counter)



## 3. Explain the function of IP in this design

在底下,我們主要說明的是 Github 上 labi 的說明 PDF 檔 (/caravel-soc\_fpga-lab/labi/lab5-caravel FPGA.pdf) 中下圖中有框起來的這 4 個 module 的功能:



#### (1). read\_romcode

Fig 2 read romcode.cpp

在執行 run\_vitis.sh 時,會透過 Vitis\_HLS 將/labi/vitis\_hls\_project/hls\_read\_romcode /src/read\_romcode.cpp 進行高階合成產生 IP 並 export 成 Vivado 軟體的相容格式。因此, read\_ROMcode 這個 module 的主要功能及行為定義在 read\_romcode.cpp中,如上圖所示。其中的 romcode[]這個 array 主要存放 software code 經過 compile 而得到的 firmware code (binary code),是由 PS side 的 DDR memory input 而來的,而 internal bram[]這個 array 則是對應到與 BRAM 之間的接口 (interface),

這個 interface 之間的 protocol 是使用"bram"的 interface, 因此圖中使用
#pragma HLS INTERFACE bram port=internal bram

這個#pragma 來限制合成方式。上述兩個 array 的大小皆被限制為 8KB,因此只能存放"8KB/sizeof(int)"個整數。

圖中的"length"則是 code 的大小,也就是 binary file(即 compile 後產生的.hex 檔)中以整數為單位的長度,這個資訊也會由 PS side 來提供,interface 是使用 AXI-Lite 來提供資訊。由於 array 的大小被限制在 8KB 以內,因此當 code size 大過這個大小時(也就是圖中 "if(length > (CODE\_SIZE/sizeof(int)))" 條件判斷式),就只能領到 8KB 的大小,因此 length 就會被限制在"CODE\_SIZE/sizeof(int)"。接者就是此 module 最主要的功能:將 ROM code 存放至 BRAM 中,也就是將這

些 code 一行行放入與 BRAM 之間的 interface 讓 BRAM 去存取,因此使用


```
for(i = 0; i < length; i++) {
    internal_bram[i] = romcode[i];
}</pre>
```

來達成,並使用 pipeline 的#pragma 來加速存取。

#### (2). spiflash

spiflash 位於/caravel-soc\_fpga-lab/labi/vvd\_srcs/spiflash.v,為 Caravel SoC 要向 BRAM 索取 CPU 要執行的 firmware code 時的橋樑,因此它有兩個 interface — BRAM 以及 Caravel SoC (spiflash),如下圖所示:

由於 BRAM 中的 code 為 read-only,因此 romcode\_WEN\_A 一直為 0,而要讀取 BRAM 的 address 則是依照 spi\_address 來提供,BRAM 輸出的 Data\_out (romcode\_Dout\_A) 則依照 address(byte-address 的形式)取出並存到 memory[7:0]中,共存了 1 個 byte 起來。接著按照下圖的方式輸出及輸入:



上圖為 labi 的說明 PDF 檔 (/caravel-soc\_fpga-lab/labi/lab5-caravel FPGA.pdf) 中的介紹圖。Spi input 進來的 io0 這個 bit 會被放到 buffer 的末端,形成 shift register,buffer 會依據 bytecount (每個 cycle bitcount 會增加 1,而當 bitcount 滿 7 後,就會 trigger bytecount 增加 1) 而決定要放到 spi\_addr 的哪一個 byte 位置。由於只支援 spi\_cmd == 'h03 (即 read command),BRAM 會依據 address 依序吐出 ROMcode,並且再透過 shift register 的方式將 memory[7:0]的值依序放至 outbuf中,再一個 bit 接著一個 bit 輸出到 io1(即 outbuf[7]位置)中輸出給 Caravel SoC。

#### (3). ResetControl

Fig 3 output\_pin.cpp

在執行 run\_vitis.sh 時,會透過 Vitis\_HLS 將/labi/vitis\_hls\_project/hls\_output\_pin /src/output\_pin.cpp 進行高階合成產生 IP 並 export 成 Vivado 軟體的相容格式。因此,ResetControl 這個 module 的主要功能及行為定義在 output\_pin.cpp 中,如上圖所示。此 module 的主要功能用於將一個布林值 outpin\_ctrl 複製給另一個布林值引用 outpin。

"outpin = outpin\_ctrl"這一行的作用是將 outpin\_ctrl 的值賦給 outpin,這樣 outpin 就會擁有和 outpin ctrl 相同的布林值。

#### (4). caravel ps

```
#define NUM_IO 38
void caravel_ps (
   ap_uint<NUM_IO> ps_mprj_in,
    ap_uint<NUM_IO>& ps_mprj_out,
    ap_uint<NUM_IO>& ps_mprj_en,
    ap_uint<NUM_IO>& mprj_in,
   ap_uint<NUM_IO> mprj_out,
ap_uint<NUM_IO> mprj_en) {
#pragma HLS PIPELINE
#pragma HLS INTERFACE s_axilite port=ps_mprj_in
#pragma HLS INTERFACE s_axilite port=ps_mprj_out
#pragma HLS INTERFACE s_axilite port=ps_mprj_en
#pragma HLS INTERFACE ap_ctrl_none port=return
#pragma HLS INTERFACE ap_none port=mprj_in
#pragma HLS INTERFACE ap_none port=mprj_out
    ps_mprj_en = mprj_en;
    for(i = 0; i < NUM_IO; i++) {
       #pragma HLS UNROLL
```

Fig 4 caravel\_ps.cpp

在執行 run\_vitis.sh 時,會透過 Vitis\_HLS 將/labi/vitis\_hls\_project/hls\_caravel\_ps/src/caravel\_ps.cpp 進行高階合成產生 IP 並 export 成 Vivado 軟體的相容格式。因此,caravel\_ps 這個 module 的主要功能及行為定義在 caravel\_ps.cpp 中,如上圖所示。此 module 的主要功能為提供 PS CPU AXI Lite 介面以讀取MPRJ\_IO/OUT/EN bits,並透過 HLS 實作並匯出 IP 以供 Vivado 專案使用。PS 端的輸入和輸出接口: ps\_mprj\_in、ps\_mprj\_out、ps\_mprj\_en Caravel flash 端的輸入和輸出接口: mprj\_in、mprj\_out、mprj\_en

函數將值從 Caravel 閃存端 (mprj\_out 和 mprj\_en) 複製到 PS 端 (ps\_mprj\_out 和 ps\_mprj\_en)。如果 mprj\_en[i] 為真,則將 mprj\_out[i] 複製到 mprj\_in[i];否則,將 ps\_mprj\_in[i] 複製到 mprj\_in[i]。#pragma HLS UNROLL 指令表明這個循環可以展開以提高性能。

#### 4. Run these workload on caravel FPGA

#### counter\_wb.hex

```
In [31]: # Create np with 8K/4 (4 bytes per index) size and be initiled to 0
                   rom_size_final = 0
                  # Allocate dram buffer will assign physical address to ip ipreadROMCODE npROM = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)
                  # Initial it by 0
for index in range (ROM_SIZE >> 2):
                          npROM[index] = 0
                  npROM_index = 0

npROM_offset = 0

fiROM = open("counter_wb.hex", "r+")

#fiROM = open("counter_la.hex", "r+")

#fiROM = open("gcd_la.hex", "r+")
                   for line in fiROM:
                           line in fiROM:
# offset header
if line.startswith('@'):
    # Ignore first char @
    npROM_offset = int(line[1:].strip(b'\x00'.decode()), base = 16)
    npROM_offset = npROM_offset >> 2 # 4byte per offset
    #print (npROM_offset)
    npROM_index = 0
    continue
                                    continue
                           #print (Line)
                            # We suppose the data must be 32bit alignment
                           buffer = 0
bytecount = 0
for line_byte in line.strip(b'\x00'.decode()).split():
    buffer += int(line_byte, base = 16) << (8 * bytecount)
    bytecount += 1
    # collect 4 bytes, write to npROM
    is(buttecount == A);</pre>
                                   # COLLECT 4 bytes, write to nphcm
if(bytecount == 4):

npROM[npROM_offset + npROM_index] = buffer

# clear buffer and bytecount

buffer = 0

bytecount = 0
                                            npROM_index += 1
#print (npROM_index)
                           continue
# Fill rest data if not alignment 4 bytes
if (bytecount != 0):
npROM[npROM_offset + npROM_index] = buffer
                                    npROM_index += 1
                   fiROM.close()
                  rom_size_final = npROM_offset + npROM_index
#print (rom_size_final)
                   #for data in npROM:
# print (hex(data))
```

```
In [19]: # 0x00 : Control signals

# bit 0 - ap_start (Read/Write/COH)
# bit 1 - ap_done (Read/COR)
# bit 2 - ap_idle (Read)
# bit 3 - ap_ready (Read)
# bit 7 - auto_restart Read/Write)
# others - reserved
# 0x10 : Data signal of romcode
# bit 31-0 - romcode[31:0] (Read/Write)
# 0x14 : Data signal of romcode
# bit 31-0 - romcode[31:0] (Read/Write)
# 0x12 : Data signal of fength,
# bit 31-0 - romcode[63:32] (Read/Write)
# 0x12 : Data signal of Length, The start of the signal of Length, The signal of Length, The start of the signal of the signal of Length, The signal of Length, The signal of Length, The signal of the signal of the signal of Length, The signal of the signal o
```

#### counter la.hex

```
# Create np with 8K/4 (4 bytes per index) size and be initiled to 0 com_size_final = 0
In [12]:
                          # Allocate dram buffer will assign physical address to ip ipReadROMCODE
npROM = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)
                          7 # Initial it by 0
                         8 for index in range (ROM_SIZE >> 2):
9 npROM[index] = 0
                       10
11 npROM_index = 0
                       11 Inpod_Index = 0
21 npROM_offset = 0
13 #fiROM = open("counter_wb.hex", "r+")
14 fiROM = open("counter_la.hex", "r+")
15 #fiROM = open("gcd_la.hex", "r+")
16
                       17 for line in fiROM:
                                      # offset header
if line.startswith('@'):
                                              # Ignore first char @

npROM_offset = int(line[1:].strip(b'\x00'.decode()), base = 16)

npROM_offset = npROM_offset >> 2 # 4byte per offset

#print (npROM_offset)

npROM_index = 0
                        22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
                                         continue
#print (Line)
                                         # We suppose the data must be 32bit alignment buffer = 0 bytecount = 0 \,
                                        bytecount = 0
for line_byte in line.strip(b'\x00'.decode()).split():
    buffer += int(line_byte, base = 16) << (8 * bytecount)
    bytecount += 1
    # collect 4 bytes, write to npROM
    if(bytecount == 4):
        npROM[npROM_offset + npROM_index] = buffer
    # clear buffer and bytecount
    buffer = 0
        bytecount = 0
        npROM_index += 1
        #print (npROM_index)
        continue</pre>
                      40
41
42
43
44
45
46
                                       "print (nprom_index)
continue
# Fill rest data if not alignment 4 bytes
if (bytecount != 0):
    npROM_inpROM_offset + npROM_index] = buffer
npROM_index += 1
                       47
48 fiROM.close()
                      50 rom_size_final = npROM_offset + npROM_index
51 #print (rom_size_final)
                       53 #for data in npROM:
54 # print (hex(data))
```

```
In [13]:

1  # 0x00 : Control signals
2  # bit 0 - ap.start (Read/Write/COH)
3  # bit 1 - ap.done (Read/COR)
4  # bit 2 - ap.dide (Read)
5  # bit 3 - ap.ready (Read)
6  # bit 7 - auto_restart (Read/Write)
7  # others - reserved
8  # 0x10 : Data signal of romcode
9  # bit 31-0 - romcode[31:0] (Read/Write)
10  # 0x14 : Data signal of romcode
11  # 0x14 : Data signal of romcode
12  # 0x1c : Data signal of length_r
13  # bit 31-0 - romcode[63:32] (Read/Write)
14  # 0x15 : Data signal of length_r
15  # Program physical address for the romcode base address
16  ipReadROMCODE.write(0x14, 0)
18  # Program length of moving data
19  ipReadROMCODE.write(0x14, 0)
18  # Program length of moving data
19  ipReadROMCODE.write(0x1C, rom_size_final)
20  # ipReadROMCODE start to move the data from rom_buffer to bram
21  ipReadROMCODE.read(0x00, 1) # IP Start
22  while (ipReadROMCODE.read(0x00, 0x04) == 0x00: # wait for done
23  continue
24  while (ipReadROMCODE.read(0x00, 0x04) == 0x00: # wait for done
25  continue

Write to bram done
```

#### gcd\_la.hex

```
In [4]: # Create np with 8K/4 (4 bytes per index) size and be initiled to 0
             rom_size_final = 0
            # Allocate dram buffer will assign physical address to ip ipReadROMCODE npROM = allocate(shape=(ROM_SIZE >> 2,), dtype=np.uint32)
            for index in range (ROM_SIZE >> 2):
    npROM[index] = 0
             npROM index = 0
            mpROM_Index = 0
mpROM_offset = 0
#fiROM = open("counter_wb.hex", "r+")
#fiROM = open("counter_la.hex", "r+")
fiROM = open("gcd_la.hex", "r+")
             for line in fiROM:
                    # offset header
if line.startswith('@'):
                          # Ignore first char @
npROM_offset = int(line[1:].strip(b'\x00'.decode()), base = 16)
npROM_offset = npROM_offset >> 2 # 4byte per offset
                          #print (npROM_offset)
npROM_index = 0
                          continue
                    #print (Line)
                         e suppose the data must be 32bit alignment
                    buffer = 0
                    bytecount = 0
for line_byte in line.strip(b'\x00'.decode()).split():
                          buffer += int(line_byte, base = 16) << (8 * bytecount)
bytecount += 1
# Collect 4 bytes, write to npROM
                          if(bytecount == 4):
    npROM[npROM_offset + npROM_index] = buffer
    # Clear buffer and bytecount
buffer = 0
                   buffer = 0
bytecount = 0
npROM_index += 1
#print (npROM_index)
continue
# Fill rest data if not alignment 4 bytes
if (bytecount != 0):
                          npROM[npROM_offset + npROM_index] = buffer
npROM_index += 1
             fiROM.close()
             rom_size_final = npROM_offset + npROM_index
#print (rom_size_final)
             #for data in npROM:
                 print (hex(data))
```

```
In [5]: # 0x00 : Control signals

# bit 0 - ap_start (Read/Write/COH)
# bit 1 - ap_done (Read/COR)
# bit 2 - ap_idle (Read)
# bit 3 - ap_ready (Read)
# bit 7 - auto_restart (Read/Write)
# others - reserved
# 0x10 : Data signal of romcode
# bit 31-0 - romcode[31:0] (Read/Write)
# 0x14 : Data signal of romcode
# bit 31-0 - romcode[63:32] (Read/Write)
# 0x12 : Data signal of romcode
# bit 31-0 - romcode[63:32] (Read/Write)
# 0x12 : Data signal of Length r
# bit 31-0 - length_r[31:0] (Read/Write)

# Program physical address for the romcode base address
ipReadROMCODE.write(0x10, npROM.device_address)
ipReadROMCODE.write(0x10, npROM.device_address)
ipReadROMCODE.write(0x10, npROM.device_address)
ipReadROMCODE.write(0x10, rom_size_final)

# ipReadROMCODE start to move the data from rom_buffer to bram
ipReadROMCODE.write(0x00, 1) # IP Start
while (ipReadROMCODE.read(0x00) & 0x04) == 0x00: # wait for done
continue

print("Write to bram done")

Write to bram done
```

## 5. Screenshot of Execution result on all workload

#### Counter\_wb

最終 0x1c 的位置的值最高 bit 為 AB61,符合期待值!

#### Counter la

```
In [14]:

1  # Check MPRJ IO input/out/en
2  # 0x10 : Data signal of ps_mprj in
3  # bit 31-0 - ps_mprj_in[31:0] (Read/Write)
4  # 0x14 : Data signal of ps_mprj in
5  # bit 5x-0 - ps_mprj_in[7:3:2] (Read/Write)
6  # others - reserved
7  # 0x1c : Data signal of ps_mprj_out
8  # bit 31-0 - ps_mprj_out[31:0] (Read)
9  # 0x20 : Data signal of ps_mprj_out
10  # bit 5x-0 - ps_mprj_out[37:32] (Read)
11  # drhers - reserved
12  # 0x34 : Data signal of ps_mprj_en
13  # bit 31-0 - ps_mprj_en[31:0] (Read)
14  # 0x38 : Data signal of ps_mprj_en
15  # bit 5x-0 - ps_mprj_en[37:32] (Read)
16  # others - reserved
17
18  print ("0x10 = ", hex(ipPS.read(0x10)))
19  print ("0x10 = ", hex(ipPS.read(0x10)))
20  print ("0x20 = ", hex(ipPS.read(0x20)))
21  print ("0x20 = ", hex(ipPS.read(0x34)))
22  print ("0x34 = ", hex(ipPS.read(0x34)))
23  print ("0x34 = ", hex(ipPS.read(0x38)))

0x10 = 0x8
0x14 = 0x8
0x14 = 0x8
0x24 = 0x8
0x34 = 0x3f
```

```
In [15]: 1 # Release Caravel reset
2 # 0x10 : Data signal of outpin_ctrl
3 # bit 0 - outpin_ctrl[0] (Read/Write)
4 # others - reserved
5 print (ipDUTPIN.read(0x10))
6 ipDUTPIN.write(0x10, 1)
7 print (ipDUTPIN.read(0x10))

0
1

In [16]: 1 # Check MPRJ IO input/out/en
2 # 0x10 : Data signal of ps mprj in
3 # bit 31-0 - ps mprj in[31:0] (Read/Write)
4 # 0x14 : Data signal of ps mprj in
5 # bit 5-0 - ps mprj in[37:32] (Read/Write)
6 # others - reserved
7 # 0x1c : Data signal of ps mprj out
8 # bit 31-0 - ps mprj out[31:0] (Read)
9 # 0x20 : Data signal of ps mprj out
10 # bit 5-0 - ps mprj out[31:0] (Read)
11 # others - reserved
12 # 0x34 : Data signal of ps mprj out
13 # bit 31-0 - ps mprj out[31:0] (Read)
14 # 0x38 : Data signal of ps mprj out
15 # bit 5-0 - ps mprj out[31:0] (Read)
16 # others - reserved
17 # 0x1c ab signal of ps mprj out
18 # bit 31-0 - ps mprj out[31:0] (Read)
19 # 0x30 side side ps mprj out
10 # 0x30 side side ps mprj out
11 # others - reserved
12 # 0x34 : Data signal of ps mprj out
13 # bit 31-0 - ps mprj en[31:0] (Read)
14 # 0x38 : Data signal of ps mprj en
15 # bit 5-0 - ps mprj en[37:32] (Read)
16 # others - reserved
17 print ("0x10 = ", hex(ippS.read(0x10)))
19 print ("0x10 = ", hex(ippS.read(0x10)))
20 print ("0x14 = ", hex(ippS.read(0x14)))
21 print ("0x24 = ", hex(ippS.read(0x24)))
22 print ("0x34 = ", hex(ippS.read(0x34)))
23 print ("0x38 = ", hex(ippS.read(0x34)))
34 exe

0x14 = 0x8
0x14 = 0x9
0x14 = 0x9
0x14 = 0x9
0x34 = 0x6
```

最終 0x1c 的位置的值最高 bit 為 AB51,符合期待值!

#### Gcd

```
In [6]: # Check MPRJ_IO input/out/en
# 0x18: Data signal of ps_mprj_in
bit 31-0 - ps_mprj_in[31:0] (Read/Write)
# 0x14: Data signal of ps_mprj_in
# bit 5-0 - ps_mprj_in[37:32] (Read/Write)
others - reserved
# 0x1c: Data signal of ps_mprj_out
# bit 31-0 - ps_mprj_out[31:0] (Read)
# 0x2c0: Data signal of ps_mprj_out
# bit 5-0 - ps_mprj_out[31:32] (Read)
# others - reserved
# 0x3d: Data signal of ps_mprj_en
# bit 31-0 - ps_mprj_en[31:0] (Read)
# 0x38: Data signal of ps_mprj_en
# bit 5-0 - ps_mprj_en[31:0] (Read)
# others - reserved

print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x12 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x30)))

0x10 = 0x0
0x14 = 0x0
0x14 = 0x0
0x14 = 0x8
0x26 = 0x8
0x26 = 0x8
0x28 = 0x3f
```

```
In [7]: # Release Caravel reset
# 0x10 : Data signal of outpin_ctrl
# bit 0 - outpin_ttrl[0] (Read/Write)
# others - reserved
print (ipOUTPIN.nead(0x10))
ipOUTPIN.mite(0x10, 1)
print (ipOUTPIN.nead(0x10))

0

1

In [8]: # Check MPRJ_IO input/out/en
# bit 31-0 - ps mpri_in[31:0] (Read/Write)
# bit 31-0 - ps mpri_in[31:0] (Read/Write)
# bit 31-0 - ps mpri_in[37:32] (Read/Write)
# others - reserved
# bit 31-0 - ps mpri_out[31:0] (Read/Write)
# bit 31-0 - ps mpri_out[31:0] (Read)
# bit 30-0 ps mpri_out
# bit 31-0 - ps mpri_out[31:0] (Read)
# bit 30-0 ps mpri_out
# bit 31-0 - ps mpri_out[31:0] (Read)
# bit 30-0 ps mpri_out[31:0] (Read)
# bit 30-0 ps mpri_out[31:0] (Read)
# bit 31-0 - ps mpri_out[31:0] (Read)
# cothers - reserved
# bit 31-0 - ps mpri_out[31:0] (Read)
# bit 31-0 - ps mpri
```

最終 0x1c 的位置的值最高 bit 為 AB40,符合期待值!

## 6. Study caravel\_fpga.ipynb, and be familiar with caravel

#### SoC control flow

Step 1. 將 hex 檔讀進 ROM 裡

```
for line in fiROM:
    # offset header
   if line.startswith('@'):
       npROM_offset = int(line[1:].strip(b'\x00'.decode()), base = 16)
       npROM_offset = npROM_offset >> 2 # 4byte per offset
       npROM_index = 0
   buffer = 0
   bytecount = 0
   for line_byte in line.strip(b'\x00'.decode()).split():
       buffer += int(line_byte, base = 16) << (8 * bytecount)</pre>
       bytecount += 1
       if(bytecount == 4):
           npROM[npROM_offset + npROM_index] = buffer
           buffer = 0
           bytecount = 0
           npROM_index += 1
   if (bytecount != 0):
       npROM[npROM_offset + npROM_index] = buffer
       npROM_index += 1
fiROM.close()
```

Step 2. 將 ROM code 放進 BRAM

```
# 0x00 : Control signals
# bit 0 - ap_start (Read/Write/COH)
# bit 1 - ap_done (Read/COR)
# bit 2 - ap_idle (Read)
# bit 3 - ap_ready (Read)
# bit 7 - auto_restart (Read/Write)
# others - reserved
# 0x10 : Data signal of romcode
# bit 31~0 - romcode[31:0] (Read/Write)
# 0x14 : Data signal of romcode
# bit 31~0 - romcode[63:32] (Read/Write)
# 0x1c : Data signal of length_r
# bit 31~0 - length_r[31:0] (Read/Write)

# Program physical address for the romcode base address ipReadROMCODE.write(0x10, npROM.device_address)
ipReadROMCODE.write(0x14, 0)
# Program length of moving data
ipReadROMCODE.write(0x1c, rom_size_final)

# ipReadROMCODE.write(0x0c, rom_size_final)

# ipReadROMCODE.write(0x0c, rom_size_final)

# ipReadROMCODE.write(0x0c, 1) # IP Start
while (ipReadROMCODE.read(0x0c, 1) # IP Start
while (ipReadROMCODE.read(0x0c, 2) # wait for done continue

print("Write to bram done")
```

#### Step 3. 讀取 mprj\_in 的值

#### Step 4. RESET

```
# Release Caravel reset
# 0x10 : Data signal of outpin_ctrl
# bit 0 - outpin_ctrl[0] (Read/Write)
# others - reserved
print (ipOUTPIN.read(0x10))
ipOUTPIN.write(0x10, 1)
print (ipOUTPIN.read(0x10))
```

#### Step 5. 讀取 mprj\_out 的值

```
# Check MPRJ_IO input/out/en
# 0x10 : Data signal of ps_mprj_in
# bit 31~0 - ps_mprj_in[31:0] (Read/Write)
# 0x14 : Data signal of ps_mprj_in
# bit 5~0 - ps_mprj_in[37:32] (Read/Write)
# others - reserved
# 0x1c : Data signal of ps_mprj_out
# bit 31~0 - ps_mprj_out[31:0] (Read)
# 0x20 : Data signal of ps_mprj_out
# bit 5~0 - ps_mprj_out[37:32] (Read)
# others - reserved
# 0x34 : Data signal of ps_mprj_en
# bit 31~0 - ps_mprj_en[31:0] (Read)
# 0x38 : Data signal of ps_mprj_en
# bit 5~0 - ps_mprj_en[31:0] (Read)
# others - reserved

print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x20 = ", hex(ipPS.read(0x34)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
```