

2022 EE5250 VLSI Design Homework 3

Due date:2022/11/20

**Set temperature = 25 degrees for TT corner during simulation.*

**The following should be included in your report: (a) picture of the schematic, (b) picture of the waveform with cursor values, (c) your comment*

1. Run an inverter buffer (out = $\bar{i}\bar{n}$) with output loading 75pF with VDD = 1.8V, as shown in Fig 1. (The size of the first inverter has been assigned.) (the rising time and falling time of input is 0.01ns & input frequency = 5MHz).
- (a) Please find the unit inverter, calculate the g and p and use the parameter to calculate the optimum p with the simulation result and your normalization condition. (10%)
(Hint: use the skewed gate in Chapter 5)
- (b) Please design the size and stage of the inverter chain to reach tpdf and tpdr < 1ns. (tpdf and tpdr definition: Fig 2.) (10%)

Connect the output of the inverter buffer back to the input to form the oscillation loop:

- (c) Calculate the oscillation frequency based on the simulated parameters. (5%)
- (d) Simulate the oscillation frequency. (10%)
- (e) What is the difference between (c) and (d), and comment on it. (10%)
- (f) Change the output loading to 120pF, fix the stage of the inverter chain, and compare the simulated oscillation frequency between the different output loading. (15%)




Fig.1




Fig. 2

2. Please design a 3-to-8 decoder with output loading 300fF at each output node (as shown in Fig. 2) and try to add an inverter buffer to **minimize the delay from input to output of the decoder**. VDD = 1.8V, and the size of the first inverter has been assigned. (the rising time and falling time of input A[0], $\bar{A}[0]$ is 0.01ns & input frequency = 20MHz, the rising time and falling time of input A[1], $\bar{A}[1]$ is 0.01ns & input frequency = 40MHz, the rising time and falling time of input A[2], $\bar{A}[2]$ is 0.01ns & input frequency = 80MHz) (60%)
- (a) Describe how you design the inverter buffer and the other device size in detail. (10%)
- (b) Finish the layout(**whole circuit, from “A” to “Out”**), DRC, and LVS. Paste the photo of the layout, DRC result, and LVS result in your report. Please mark the length and width on the layout and calculate the area(μm^2). (15%)
- (c) Run the post-layout simulation and compare it with the pre-sim. (10%)




Fig 3. 3-to-8 decoder

➤ Please submit homework in PDF format and turn it in on the eeclash system. You can finish this homework on handwriting paper and scan it into PDF format.

By CCHsieh