



for Spartan-3, Virtex-II, Virtex-IIPRO and Virtex-4 devices

# JTAG Loader

Quick User Guide

Kris Chaplin and Ken Chapman



Limited Warranty and Disclaimer. These designs are provided to you "as is". Xilinx and its licensors make and you receive no warranties or conditions, express, implied, statutory or otherwise, and Xilinx specifically disclaims any implied warranties of merchantability, non-infringement, or fitness for a particular purpose. Xilinx does not warrant that the functions contained in these designs will meet your requirements, or that the operation of these designs will be uninterrupted or error free, or that defects in the Designs will be corrected. Furthermore, Xilinx does not warrant or make any representations regarding use or the results of the use of the designs in terms of correctness, accuracy, reliability, or otherwise.

**Limitation of Liability**. In no event will Xilinx or its licensors be liable for any loss of data, lost profits, cost or procurement of substitute goods or services, or for any special, incidental, consequential, or indirect damages arising from the use or operation of the designs or accompanying documentation, however caused and on any theory of liability. This limitation will apply even if Xilinx has been advised of the possibility of such damage. This limitation shall apply not-withstanding the failure of the essential purpose of any limited remedies herein.

JTAG Loader prepared by Kris Chaplin Customer Applications Engineer Xilinx Ltd email:chaplin@xilinx.com


Please contact the author or Xilinx Technical support with any questions about this material.

This material should not be copied or circulated without permission of Xilinx Ltd.




## **Normal PicoBlaze Design**

A PicoBlaze (KCPSM3) program is stored in a BRAM configured as a ROM. The program is normally modified by a change to the configuration bit stream. The KCPSM3 assembler reads a VHDL or Verilog template describing the BRAM configuration and simply adds the initialization strings to define the program.



# **Normal Design Flow**






download cable.

# PicoBlaze JTAG Program Loader

The 'ROM\_form' template is replaced. This adds a few slices of logic to connect the second port of the BRAM to the JTAG controller inside the FPGA. It also adds a reset control.





#### **Insert JTAG Loader**

- 1 Replace the ROM\_form.vhd (or ROM\_form.v) file in your project directory.
- 2 Assemble your program to create new VHDL (or Verilog) file.
- 3 Add the 'reset' to the instantiation of the program ROM and connect to the PicoBlaze.


```
component my prog
                address: in std logic vector(9 downto 0);
    Port (
            instruction : out std logic vector(17 downto 0);
             proc reset : out std logic;
                    clk : in std logic);
    end component;
processor: kcpsm3
                   address => address,
    port map(
               instruction => instruction.
                   port id => port id,
                                                                     The reset will ensure the program is
              write strobe => write strobe,
                                                                    executed from the beginning following
                  out port => out port,
               read strobe => read strobe,
                                                                             each new download.
                   in port => in port,
                 interrupt => interrupt,
             interrupt ack => interrupt ack,
                     reset => reset,
                       clk => clk);
  program rom: my prog
                   address => pv address,
    port map(
               instruction => pv instruction
                proc reset => reset,
                       clk => clk);
```

4 - Synthesize and download the new design.




# **JTAG Loader Programs**

Once the new design is configured into the device, a new set of programs can be used to rapidly change the PicoBlaze program.



#### The JTAG Loader "1-2-3"

Once the set up program has been used once, a batch file (provided) makes the execution of the remaining 3 programs much easier and faster.



# Working or Not Working?

When the 'playxsvf' part of the JTAG loader works the process completes in a few seconds and a few simple messages are displayed....

```
XSVF Player v5.01, Xilinx, Inc.
XSVF file = led_lab.xsvf
SUCCESS - Completed XSVF execution.
Execution Time = 1.061 seconds
```

However, if the player can not access the JTAG cable, the process will appear to take a long time and the DOS window will be filled TCK, TMS and TDI values. These appear so fast that you will not notice the message about not being able to connect to the parallel cable.

```
XSVF Player v5.01, Xilinx, Inc.
INFO: XSVF file = blink.xsvf
ERROR: Xilinx Parallel Cable is not connected to parallel port.
TCK = 0;  TMS = 1;  TDI = 0
TCK = 1;  TMS = 1;  TDI = 0
TCK = 0;  TMS = 1;  TDI = 0
TCK = 1;  TMS = 1;  TDI = 0
TCK = 0;  TMS = 1;  TDI = 0
TCK = 0;  TMS = 1;  TDI = 0
TCK = 0;  TMS = 1;  TDI = 0
TCK = 0;  TMS = 1;  TDI = 0
TCK = 0;  TMS = 1;  TDI = 0
TCK = 0;  TMS = 1;  TDI = 0
TCK = 1;  TMS = 1;  TDI = 0
```

Make sure the parallel JTAG cable is connected and close all other programs which use the JTAG cable such as iMPACT as these may be preventing access.

## **Further Reading**

To read more about the JTAG mechanism being used by this utility, please visit the TechXclusive web site......

http://support.xilinx.com/xlnx/xweb/xil\_tx\_home.jsp

