1、International Technology Roadmap for Semiconductors 2005 Edition Executive Summary, http://www. itrs. net /Links/2005ITRS/ ExecSum2007. pdf.

2、我国集成电路产业发展分析. http:// www. chinairn. com/ doc/ 70270/229278. html.

3、完善集成电路产业链 ,增强核心产业自主性集成电路“十一 五”专项规划解读. http:// www.china. com. cn/ policy/ txt/ 2008-01/10/ content \_9509005. htm.

4、Semiconductor Industry Association (SIA). Test and Test Equipment, Intermational Technology Roadmap for Semiconductors (ITRS) 2006 Update [R]. 2006. http://public.itrs.net/

5、Sehgal A, Chakrabarty K. Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SoCs [J]. IEEE Trans. On Computers, 2007, 56(1):120-133.

6、Sheng s, Hsiao MS. Success- driven learning in ATPG for preimage computation [J]. IEEE

Design & Test of Computers, 2004, 21(6):504-512.

1. Verigy. Agilent 93000 Flexible Parallel Test Solution.

 http://www.verigy.com/content/dav/verigy/Internet/ Products/V93000%20SoC%20Series/5989-2598EN.pdf, 2006.

8、Hashempour H, Lombardi F. Application of Arithmetic Coding to Compression of VLSI Test Data [J]. IEEE Trans. On Compt, 2005, 54(9):1166-1178.

9、Saiki T, Ichihara H, Inoue T. A Reconfgrale Embedded Decompressor for Test Compression [C]. Los Alamitos, California, USA: Proceedings of the Third IEEE International Workshop on DELTA'06, 2006

10、Moussa, M. Diaz Nava,“Analyzing the Cost of the Design for Reuse,”<Reuse Techniquesfor VLSI Design>， Kluwer Academic Publishers, 1999.

11、Burch R, Najm F, Yang P, et al. A Monte Carlo Approach for Power Estimation [J]. IEEEд19 Trans. On VLSI Systems, 1993, 1(3):63-71.

12、Hsiao MS, Rudnick EM, Patel JH. Effects of Delay Models on Peak Power Estimation of

VLSI Sequential Circuits [C]. Los Alamitos, California, USA: Proc. Int'l Conf. Computer-Aided Design (ICCAD), 1997:45-51.

13、Yoon M. Sequence -Switch Coding for Low-Power Data Transmission [J]. IEEE Trans. On ,39a1 VLSI Systems, 2004, 12(12):1048-1051.

14、Zhang H, George V, Rabaey JM. Low swing on-chip signaling techniques: effectiveness

and robustness [J]. IEEE Trans. On VLSI Systems, 2000, 8(6):264-272.

15、Shin Y, Chae SI, Choi K. Partial a bus- invert coding for a power optimization of application-specific systems [J]. IEEE Trans. VLSI Systems, 2001, 9(4):377-383.

16、Lin RB, Tsai CM. Weight-based bus invert coding for low power applications [C]. Los

Alamitos, California, USA: In Proc. ASP-DAC VLSI Design, 2002:21-125.

1. Mousa M, NavaD. Reuse Tchiues for VLSI Design IM. Kluwer Academic Publishers, 1999.
2. Pateras S. A Comparison of Structural Test Approaches [CI. Los Alamitos, Califormia,USA: Electronics Manufacturing Technology Symposium, IEEE/CPMT/SEMI 29thInternational, 2004:206-221.
3. Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman, <Digital Systems Testing and Testable Design>.北京:清华大学出版社，2004.
4. Fujiwara, H "Logic Tsing and Design for Testability,” MIT Pres. Cambridge MA.1986
5. MeCluskey, E. J. and s. Brzxrs-Nesbat“Design for Autonomous Test" IEE Trans. Compute, Vol. C-30, No. 11, 866-875, 1981.
6. Roth J P. Diagnosis of Automata Failures: A Calculus and a Method. IBM Journal of Research & Development, 1966, 10(4):278 - 291.
7. Goel P. An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits. IEEE Transactions on Computers, 1981, 30(3):215-222.
8. Williams, T. W., and J. B. Angel,“Enhancing Testability of Large Scale Integrated Circuit via Test Points and Additional Logic," IEEE Trans. Comput, Vol. C-22, No.1,46-60, 1973.
9. Eichelberger, E. B., and Williams, T. w., A Logic Design Structure for LSI Testability," Proc. Design Automation Conf., 462-468, 1977.
10. Bennetts, R. G., Design of Testable Logic Circuits," Addison-Wesley, Reading, MA, P.164, 1984.
11. Agrawal V D ,Kime C R,Saluja K K.A Tutorial on Built-In-Self-Test,Partl Principles．Journal of Design&Test of Computers．1993,10(1)：73-82
12. Agrawal V D,Kime C R,Saluja K K．A Tutorial on Built—In—Self-Test,Part2 Application．Journal of Design&Test of Computers.1993,10(21):69-77
13. Armstrong D B. A Deductive Method for Simulating Faults in Logic Circuits. Computers IEEE Transactions on, 1972, C-21 (5):464-471
14. El-Maleh A H, Al-Abaji R H. Extended frequency-directed run-length code with

improved application to system-on-a-chip test data compression. In: Proc of International Conference on Electronics, Circuits and Systems. IEEE,2002:449-452 vol.2

1. Horowitz,Hill．The Art of Electronics,2nd Edition,1999：665—667
2. Koenemann B．LFSR—coded test patterns for scan design．In：Proc of European Test

Conference,1991,237—242

1. 王伟征，邝继顺，尤志强，等.一种基于轮流扫描捕获的低功耗低费用 BIST 方法.

计算机研究与发展，2012, 49(4):864-872

1. Pomeranz I, Reddy S M. On static compaction of test sequences for synchronous sequential circuits[C]// Design Automation Conference Proceedings 1996. DBLP, 1996:215-220.
2. Fan X, Moore W, Hora C, et al. Stuck-Open Fault Diagnosis with Stuck-At Model. In: Proc. of Test Symposium, 2005. European. IEEE Xplore, 2005:182-187.
3. Abd-El-Barr M, Xu Y, Mccrosky C. Transistor stuck-open fault detection in multilevel CMOS circuits. In: Proc. of VLSI, 1999. Proceedings. Ninth Great Lakes Symposium on. IEEE Xplore, 1999:388-391.
4. Smith G L. Model for Delay Faults Based upon Paths. In: Proc. of International Test Conference 1985, Philadelphia, Pa, Usa, November. DBLP, 1985:342-351
5. 雷绍充, 邵志标, 梁峰. VLSI 测试方法学和可测性设计. 北京: 电子工业出版社, 2005, 19-27.
6. I. Kohavi and Z. Kohavi, Detection of Multiple Faults in Combinational Logic Networks,"

IEEE Trans. On Computers, Vol. C-21, No.6, 556- 668, June, 1972.

1. J. P. Hayes, " A NAND Model for Fault Diagnosis in Combinational Logic Networks," IEEE Trans. On Computers, Vol. C-20, No.12, 1496- 1506, December, 1971.
2. V. K. Agarwal and A. S. Fung, Multiple Fault Testing of Large Circuits by Single Fault Test Sets," IEEE Trans. On Computers, Vol. c-30, No.11, 855-865, November, 1981.
3. D. R. Schertz and G. Metze, A New Representation of Faults in Combinational Digital Circuits," IEEE Trans. On Computers, Vol. C-21, No.8, 858-866, August, 1972.
4. D. c. Bossen and S. J.Hong, Cause-Effect Analysis for Multiple Fault Detection in Combination Networks," IEEE Trans. On Computers, Vol. C-20, No. 12, 1252-1257,November, 1971.
5. Waicukauski J A, Eichelberger E B, Forlenza D O, et al. Fault simulation for structured VLSI. Vlsi Systems Design, 1985.
6. v.S. lyenger and D. T. Tang. "On Simulation Faults in Parallel. Digest of Papers 18 Intel Sym. On Fault- Tolerant Computing, 110-115.
7. D. B.Armstrong,“A deductive method for simulation logic faults in logic circuit," IEEE Trans. Comput., Vol. C-21, No.5, 464-471.1972.
8. H. Y.Chang, et al.，“Comparison of parallel and deductive fault simulation methods," IEEE Trans. Comput.,, Vol. C-23, No.11, 193-200.1974.
9. E. G.Ulrich and T. Baker,“The concurrent simulation f activity in digital networks," Compute,,

Vol. 7, No.2, 39-44.1974.

1. M.Abramovici,et al, M. A.Breuer and K. Kumar,“Concurrent fault simulation and馆洗functional level modeling," Proc. 14th Design Automation Conference, 128-137.1977.
2. W. A.Rogers, J. F.Guzolek and J. Abraham, “Concurrent hierarchical fault simulation" IEEE Trans. Comput.-Aided Des, Vol. CAD-6, No.9, 848-862. 1987.
3. Agrawal VD, Dally WG. A Hardware Logic Simulation Systems . IEEE Trans. Comput,1978, C27(11):1054-1055.
4. Parker KP, McCluskey EJ. Probalistic Treatment of General Combinational Networks [J].IEEE Trans. Comput., 1975, C24(6):668-670
5. Eichelberger EB, Lindbloom e. Random- Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test d [J] IBM Journal of Research .and : Development, 1983,27(33):265-272.
6. Jas A, Touba N A. Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Designs. Proc.int.test Conf, 1998:458 -464.
7. Chandra A, Member S, Chakrabarty K, et al. System-on-a-chip test-data compression and decompression architectures based on Golomb codes. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 20(3):355 -368.
8. Chandra A, Chakrabarty K. Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes. IEEE Transactions on Computers, 2003, 52(8):1076-1088.
9. El-Maleh A H. Test data compression for system-on-a-chip using extended frequency-directed run-length code. Iet Computers & Digital Techniques, 2008, 2(3):155 -163.
10. Chandra A, Chakrabarty K. A unified approach to reduce SOC test data volume, scan power and testing time. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 2003, 22(3):352 -363.
11. Jas A, Ghosh-dastidar J, Ng M, et al. An efficient test vector compression scheme using selective Huffman coding. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(6):797 -806.
12. Kavousianos X, Kalligeros E, Nikolos D. Optimal Selective Huffman Coding for Test-Data Compression. IEEE Transactions on Computers, 2007, 56(8):1146-1152.
13. Kavousianos, Xrysovalantis, Emmanouil Kalligeros, and Dimitris Nikolos. Multilevel Huffman coding: an efficienttest-data compression method for IP cores.Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on,2007,26(6): 1070-1083
14. Kavousianos X, Kalligeros E, Nikolos D. Multilevel-Huffman test-data compression for IP cores with multiple scan chains. Very Large Scale Integration Systems IEEE Transactions on, 2008, 16(7):926 -931.
15. Kavousianos X, Kalligeros E, Nikolos D. Test Data Compression Based on Variable-to-Variable Huffman Encoding With Codeword Reusability. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 2008, 27(7):1333 -1338.
16. Tehranipoor M, Nourani M, Chakrabarty K. Nine-coded compression technique for testing embedded cores in socs. Very Large Scale Integration Systems IEEE Transactions on, 2005, 13(6):719-731.
17. Lin S, Chung-Len Lee, Chen J, et al. A multilayer data copy test data compression scheme for reducing shifting-in power for multiple scan design. Very Large Scale Integration Systems IEEE Transactions on, 2007, 15(7):767-776.
18. El-Maleh A H. Efficient test compression technique based on block merging. Iet Computers & Digital Techniques, 2008, 2(5):327 -335.
19. Wu Tie-Bin, Liu Heng-Zhu, Liu Peng-Xia. Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding. Journal of Electron Test, 2013, 29:849–859.
20. Sinanoglu O. Scan Architecture With Align-Encode. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(12):2303 -2316.
21. Wang Z, Chakrabarty K. Test data compression using selective encoding of scan slices. IEEE Transactions on Very Large Scale Integration Systems, 2008, 16(11):1429 -1440.
22. Hamzaoglu I, Patel J H. Reducing Test Application Time for Full Scan Embedded Cores. International Symposium on Fault-tolerant Computing. 1999:260.
23. Brglez F, Bryan D, Kozminski K. Combinational Profiles Of Sequential Benchmark Circuits. Circuits & Systems IEEE International Symposium on, 1989, 3:1929 -1934.
24. Sinanoglu O. Scan Architecture With Align-Encode. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(12):2303 -2316.
25. 梁华国, 蒋翠云, 罗强. 应用对称编码的测试数据压缩解压方法. 计算机研究与发展, 2011, 48(12):2391-2399.
26. 程一飞, 詹文法. 长度折半的测试资源编码方法. 电子测量与仪器学报,2016, 30(3):480-486.
27. Yuan Haiying, Mei Jiaping, Song Hongying. Test Data Compression for System-on-a-Chip using Count Compatible Pattern Run-Length Coding. Journal of Electron Test, 2014, 30:237-242.