


EE446 LABORATORY 4 PRELIMINARY WORK

ISA & Datapath Design for Multi-Cycle CPU


Part 1) Instruction Set Architecture (ISA)

Instructions Classification:


-Memory/Register Instructions




-Arithmetic and Logical Instructions




-Shift Instructions



-Branch Instructions



Instruction/Data Memory Separation




1.1 Memory/Register Transfer Instructions

-Load to register from memory


Load with direct addressing

$R0 \leftarrow MEM1$


Cycle 1: Fetch




Cycle 2: Decode



Cycle 3: MemRead/Execute ALU



Cycle 4: Writeback



-Load immediate to register


Load with immediate addressing

 $R3 \leftarrow \text{DATA}$

Cycle 1: Fetch (same as the previous one)

Cycle 2: Decode (same as the previous one)

Cycle 3: Writeback



-Store from register to memory


Data store into memory

MEM2 \leftarrow R2

Cycle 1: Fetch


Cycle 2: Decode

Cycle 3: MemWrite


**1.2 Arithmetic Instruction****-Direct Addition**Rd \leftarrow Rn + Rm

Cycle 1: Fetch

Cycle 2: Decode



Cycle 3: Execute ALU & Writeback


**-Indirect Addition**

$$Rd \leftarrow Rn + MEM$$


Cycle 1: Fetch

Cycle 2: Decode


Cycle3: MemRead



Cycle 3: Writeback (1)



Cycle 4: Writeback (2)



-Subtraction: Same procedure with addition, only ALU_Control differs.
ALU_Control=001

-Indirect Subtraction: Same procedure with indirect addition, only ALU_Control differs.
ALU_Control=001

1.3 Logic Instructions

-AND: Same procedure with addition, only ALU_Control differs.
ALU_Control=100

-OR: Same procedure with addition, only ALU_Control differs.
ALU_Control=101

-XOR: Same procedure with addition, only ALU_Control differs.
ALU_Control=110


-CLEAR

1.4 Shift Instructions


-Rotate Left (func=000)

Cycle 1: Fetch

Cycle 2: Decode



Cycle 3: Shift and Writeback



-Rotate right

func=001

-Shift left

func=010

-Arithmetic shift right

func=011

-Logical shift right


func=100

1.5 Branch Instructions


- Branch unconditional

Cycle 1: Fetch

Cycle 2: Decode



Cycle 3: Branch Execution




- Branch with link

Cycle 1: Fetch

Cycle 2: Decode

Cycle 3: Execution




- Branch indirect


Cycle 1: Fetch

Cycle 2: Decode

Cycle 3: MemRead




Cycle 4: Writeback



- Branch if zero
- Branch if not zero
- Branch if carry set
- Branch if carry clear


Part 2) Multi-cycle Datapath Design




Last version of the datapath without branch conditions

Later, I realized that the logical shift left ($imm8 \ll 1$) for the BTA calculation could be handled inside the Extender. Thus, it was modified as the above figure. Extra multiplexers were destroyed.





Fetch Cycle for all processes:



Decode Cycle for all processes




Appendix




Instruction Set

Op	func	Rd	imm[8]	Result
00	00	011	1000 0000	= 16'h 0082
00	01	001	0000 1100	= 16'h 110C
00	01	010	0000 1000	= 16'h 1208
01	000	011	0 001 0 010	= 16'h 452
01	000	100	1 011 0 000 0 000	= 16'h 448C
01	010	100	0 100 0 100 0 000	= 16'h 5440
01	001	011	0 010 0 010 0 010	= 16'h 4BA2
10	010	000	0000 0000	= 16'h 9002
10	011	001	0000 0100	= 16'h 9504
10	001	011	0000 0000	= 16'h 7802
00	100	011	1000 0100	= 16'h 2384
00	000	101	1000 0100	= 16'h 0584
01	111	000	0000 0011	= 16'h C01

Instruction-Data Memory Results




MEM[0] to MEM[14] (Data Memory)




MEM[20]-MEM[28] (Instruction Memory)

Register File




Register File Demonstration for manually given register numbers to A1, A2, A3

Barrel Shifter




Modified Version of Indirect Addition




ADD Indirect

← Decode & MemRead




← Writeback (1)

Rd ← MEM






← Writeback (2)


Modified Version of Branch



Datapath Waveforms







$$\begin{array}{c} \overset{6}{\overbrace{\text{52}}} \quad \overset{6}{\overbrace{\text{u6}}} \\ \text{B7A} = (\text{PC} \ll 2) + (\text{imm} \ll 1) \\ \downarrow \\ \boxed{\text{C003}} \end{array}$$