


DUMLUPINAR BULVARI 06800
ÇANKAYA ANKARA/TURKEY
T: +90 312 210 23 02
F: +90 312 210 23 04
ee@metu.edu.tr
www.eee.metu.edu.tr

EXPERIMENT 1. Parallel Adders, Subtractors, and Complementors


NAME: Zeynepnur ŞAHİNEL / 2305399

A. Implementation of the Full Adder

A1) Based on the logic circuit you designed in your preliminary work part3 construct the full adder using the minimum number of two-input NAND and two-input XOR gates and take a screenshot of the schematic from Quartus II.




A2) Draw the proper input test waveforms, run the functional simulation to verify the operation of your circuit. Then, take the screenshot of the simulation from Quartus II.




B. Implementation of the 4-bit Binary Adder

B1) Construct 4-bit binary adder by using full adder symbols and other necessary components and proper wiring as you did in preliminary work part 4. Take a screenshot of the schematic from Quartus II.




B2) Draw the proper input test waveforms, run the functional simulation to verify the operation of your circuit. Then, take the screenshot of the simulation from Quartus II.




C. Implementation of the Complementor

C1) Based on the logic circuit design in your Preliminary work part 5, create the 4-bit 2's complementor (Your schematic should include the fourbitadder symbol and bus structure). Take a screenshot of the schematic from Quartus II.




C2) Draw the proper input test waveforms, run the functional simulation by using the input test vectors as given in Table 1.5 to verify the operation of your circuit. Then, take the screenshot of the simulation from Quartus II.




D. Implementation of the Adder/Subtractor

D1) Based on your design in preliminary work part 6, implement your adder/subtractor design. Note that inputs and output of your design should be included by bus structures. Take a screenshot of the schematic from Quartus II.




D2) Draw the proper input test waveforms, run the functional simulation by using the input test vectors as given in Table 1.6 to verify the operation of your circuit. Then, take the screenshot of the simulation from Quartus II.



E. Verilog Implementation

Implement the 4-bit binary adder that you designed in preliminary work in Verilog HDL. You should use hierarchical design technique. Take a screenshot of your code.




The screenshot displays the Quartus Prime Lite Edition interface. The main window shows the Verilog code for a 4-bit binary adder, implemented using a hierarchical design technique. The code defines a module `full_adder` and a module `Adders`. The `full_adder` module takes inputs `x`, `y`, and `cin`, and produces outputs `s` (sum) and `cout` (carry out). It uses two 1-bit full adders to calculate the sum and carry. The `Adders` module takes inputs `A0`, `A1`, `A2`, `A3`, `B0`, `B1`, `B2`, `B3`, `Cin`, `S0`, `S1`, `S2`, `S3`, and `Cout`, and produces outputs `S0`, `S1`, `S2`, `S3`, and `Cout`. It uses four instances of the `full_adder` module to calculate the 4-bit sum and carry.

```
1 module full_adder(x,y,cin,s,cout);
2
3 input x,y,cin;
4 output s,cout;
5 reg cout;
6 wire s1,c1,c2;
7
8 //first HA
9 xor xor_ha1(s1,x,y);
10 and and_h1(c1,x,y);
11 //second HA
12 assign s= cin^s1;
13 assign c2=cin&s1;
14 //cout
15 always @(c1,c2)
16   cout=c1|c2;
17
18 endmodule
19
20 module Adders(A0,A1,A2,A3,B0,B1,B2,B3,Cin,S0,S1,S2,S3,Cout);
21 input A0,A1,A2,A3,B0,B1,B2,B3,Cin;
22 output S0,S1,S2,S3,Cout;
23 reg Cout;
24 wire c0,c1,c2;
25 full_adder FA0(A0,B0,cin,S0,c0);
26 full_adder FA1(A1,B1,c0,S1,c1);
27 full_adder FA2(A2,B2,c1,S2,c2);
28 full_adder FA3(A3,B3,c2,S3,Cout);
29
30 endmodule
```


The Project Navigator on the left shows the file structure, including `FullAdder.vwf` and `FourBitAdder.vwf`. The Messages window at the bottom shows the compilation results, indicating that the design was successfully compiled with 0 errors and 6 warnings.

F. Implementation of the Design Question


F1) Based on the circuit in Experiment 1 Take-Home Design Q2, implement the number checker design. Note that input of your design should be included by bus structure. Take a screenshot of the schematic from Quartus II.



F2) Draw the proper input test waveforms, run the functional simulation by using all 16 input combinations to verify the operation of your circuit. Then, take the screenshot of the simulation from Quartus II.



F3) Insert your number checker to the output of your adder/subtractor design. Note that the symbol must be used for the number checker. Take a screenshot of the schematic from Quartus II.



F4) Draw the proper input test waveforms, run the functional simulation by using the input test vectors as given in Table 1.6 to verify the operation of your circuit. Then, take the screenshot of the simulation from Quartus II.

