CS303 TERM PROJECT REPORT


Name-Surname/SID: Zeynep Tandoğan/25200

Project Description

In this project, we are required to design a sequential circuit for a simple two-sided telephone conversation and implement it using Verilog HDL. For this purpose, we have 8 inputs that give details of the conversation and 2 outputs which show the last 8 char of the conversation and status of the conversation.

The details of states:

Before starting to write the Verilog code, I formed the state diagram of this problem in order to have a roadmap. I formed 6 states which are called as IDLE, ringing_process, rejected_process, caller_conversation, callee_conversation and cost_state.




We have asynchronous reset in this circuit. For this reason, every time the reset(rst) is 1, the state become IDLE. I used 6 states and I prefer to use binary encoding; for this reason, I have 3 bits for the states.

- IDLE: When rst is 1 or startCall is 0, it means that the next state will be IDLE, there won't be any change in the state. But if startCall is 1, it means that caller call the callee, and it moves to the ringing_process which shows the period of ringing the callee's phone.
- Ringing_process: In this state, we have to count the number of clock cycles that we wait for
 callee to pick up the phone. I count this time with "not_opened", if it is not 10 it means that
 we are in ringing_process but when it is equal to 10, we will go back to IDLE state. In addition
 to that, we have to know whether the phone is hung up whether by callee or caller. If it is
 ended by caller, we immediately go back to the IDLE; however, if it is ended by the callee, we
 have to go rejected_process, we have to do additional things to show it is rejected by the


- callee. If answerCall is 1 it means that callee pick up the phone and the conversation will start, for this reason next state will be caller_conversation.
- Rejected_process: We have to show that the call is REJECTED by the callee in the statusMsg for 10 clock cycles. For this reason, I formed this state. I count the cycles with "count", if it is equal to 10, we can go back to IDLE; otherwise, we would not change the state.
- Caller_conversation: In this state, while caller is sending char and the char is not 127, we will
 not change the state, caller will continue to talk. But it is known that any time caller or callee
 can end the conversation. If one of them end this call, the next state will be cost_state which
 will show the total cost of the conversation in statusMsg. If the char that is sent by callee is
 127, it is the callee's turn to talk; the next state will be callee_conversation.
- Callee_conversation: While the callee continues to talk, which means that sendCharCallee is 1, the state won't be changed. However, if the call is ended by one of them, the next state will be cost state.
- Cost_state: In this state, the calculated cost will be shown in the statusMsg in 5 clock cycle. For this, I used "counter_five". Until it become 5, the state will remain the same, when it becomes 5, the state will be IDLE.

Simulation Results


I will show the results with their corresponding codes in the testbench.



As it is wanted, after waiting 10 clock cycle in the ringing process. Since it is not opened, it goes back to the IDLE state.




After it is ended by the caller, it goes back to the IDLE state.





StatusMsg becomes REJECTED for 10 clock cycle since the callee ended the call.

```
// caller starts call
startCall=1; #10; startCall=0;
                                           // statusMsg displaying "RINGING "
answerCall=1; #10; answerCall=0;
                                           // callee answer call
#20:
                                          // statusMsg displaying "CALLER "
sendCharCaller=1; charSent="T"; #10; sendCharCaller=0; #10; // caller sends "T", sentMsg displaying "
                                                                                                           T", cost is 2
sendCharCaller=1; charSent="E"; #10; sendCharCaller=0; #10; // caller sends "E", sentMsg displaying "
                                                                                                          TE", cost is 4
sendCharCaller=1; charSent="R"; #10; sendCharCaller=0; #10; // caller sends "R", sentMsg displaying "
                                                                                                         TER", cost is 6
sendCharCaller=1; charSent="M"; #10; sendCharCaller=0; #10; // caller sends "M", sentMsg displaying "
                                                                                                       TERM", cost is 8
sendCharCaller=1; charSent=" "; #10; sendCharCaller=0; #10; // caller sends " ", sentMsg displaying " TERM ", cost is 10
sendCharCaller=1; charSent= 12; #10; sendCharCaller=0; #10; // caller sends (invalid char), no change on sentMsg and cost
sendCharCaller=1; charSent="P"; #10; sendCharCaller=0; #10; // caller sends "P", sentMsg displaying " TERM P", cost is 12
```



As it is seen above, the characters are seen in the sentMsg in a correct manner. The caller still continues to talk it doesn't enter 127(del).






Since del came from the caller, callee will start to talk.



sentMsg is cleared when the turn is the callee. If it was not the case it would be like ROJECT C.



The total cost of the conversation is seen in the statusMsg, in the form of hexadecimal. After it is shown in 5 clock cycle. The state come back to the IDLE state.

Synthesis Results

```
Final Report
Final Results
RTL Top Level Output File Name : tel_project.ngr
Top Level Output File Name : tel_project
Output Format : NGC
Optimization Goal
                                   : Speed
Keep Hierarchy
                                   : No
Design Statistics
                                    : 144
# IOs
Cell Usage :
# BELS
                                  : 392
                                   : 1
  GND
     LUT1
#
                                   : 30
     LUT2
#
                                  : 22
   LUT2_D
LUT2_L
LUT3
LUT3_L
#
                                  : 1
#
                                  : 8
#
                                   : 61
#
                                   : 40
                                  : 134
#
     LUT4
#
     LUT4 D
                                  : 4
     LUT4 L
                                  : 23
#
     MUXCY
#
                                   : 31
     MUXF5
#
                                   : 5
#
     XORCY
                                  : 32
# FlipFlops/Latches
                                  : 142
  FDC
                                 : 75
#
      FDCE
                                   : 43
#
     FDP
                                  : 18
     LD
                                  : 6
# Clock Buffers
                                   : 1
# BUFGP
                                   : 1
# IO Buffers
                                   : 143
# IBUF
                                  : 15
   OBUF
                                  : 128
Device utilization summary:
_____
Selected Device : 3sl00etq144-4
Number of Slice Flip Flops: 142 out of 1920 7%
Number of 4 input LUTs: 323 out of 1920
Number of TOs.
                                       144 out of 108 133% (*)
1 out of 24 4%
Number of bonded IOBs:
 Number of GCLKs:
```

There are 323 four input LUTs in this design. The area usage is observed by looking at the number of LUTs.

Although maximum combinational path delay is not found, the other values are calculated in the timing summary.