Course Code: CS-223

Course Name: Digital

Design and

Computer Architecture

Section: 03

FINAL PROJECT

Name & Surname: Zeynep

Büşra

Ziyagil

Student ID: 21802646

Date: 18.05.2020

- S0: Beginning state of FSM. Inputs fwill be passed to the address\_reg and adcont.
- S1: Inputs by using 8 switches passed to the address given by 4 switches input. Next state is made S2.
- S2: The display state of the FSM. Next and previous address and its value is displayed in the seven segment displayer, . If switches changes it is shown in the S2 state. The previous or next buttons' values change and switches are same next states is S4 and S3.
- S3:Next value of the data is in the displayer.
- S4:Previous value of the data is in the displayer.
- S5: Calculate checksum and give value n to wait ten seconds, nextstate is S6.
- S6: Checksum value is displayed for ten seconds, address\_reg is updated therefore,switch input will be displayed in S2.
- S7:Counter value is used. Nextstate is S9 which waits ten seconds.
- S8:Conditions of switches, incase they change current values of address and data passes to these switches. Nextstate S2.
- S9: Counter value is displayed ten seconds, address\_reg is updated therefore, switch input will be displayed in S2.

