
i_clk
i_rst
redirect
taken
branch_taken
if_branch
if_jump
pc
PC
next_pc
+
4
32
targetSrc
Control Unit
ALUSrc1
ALUSrc2
ALUOp
bnot
bcomp
ALU Control
i_opsel
i_sub
i_unsigned
i_arith
func3, func7[5]
i_is_mem
dmem_mask_gen
MemAddr[1:0]
MemMask
RegWrite
rs1_addr
rs2_addr
rd_addr
rd_wdata
RF
Instruction Memory
i_imem_rdata
i_op1
i_op2
ALU
o_eq
o_slt
o_result
ALU Wrapper
MemRead
MemWrite
MemtoReg
MemAddr
MemData
Data Memory
signExtend
store_align
Immediate Generator
i_inst
i_format
o_immediate
32'b0
o_imem_raddr [31:0]
i_imem_rdata [31:0]
o_dmem_addr [31:0]
o_dmem_ren
o_dmem_wen
o_dmem_wdata [31:0]
o_dmem_mask [3:0]
i_dmem_rdata [31:0]
o_retire_valid
o_retire_inst [31:0]
o_retire_trap
o_retire_halt
o_retire_rs1_raddr [4:0]
o_retire_rs2_raddr [4:0]
o_retire_rs1_rdata [31:0]
o_retire_rs2_rdata [31:0]
o_retire_rd_waddr [4:0]
o_retire_rd_wdata [31:0]
o_retire_pc [31:0]
o_retire_next_pc [31:0]
PC
{MemAddr[31:2], 2'b00}
MemRead & ~trap
MemWrite & ~trap
MemData
MemMask
1'b1
i_imem_rdata
trap (defined in .v)
clu_halt
rs1_addr
rs2_addr
rs1_rdata
rs2_rdata
rd_addr
rd_wdata
pc
next_pc