



ISA

① Registers



② Memory



③ Instruction Set

- Arithmetic Logic ADD NOT AND
- Data Movement LD, ST
- Control Operation BR, TRAP

④ Addressing Modes : How do operands form?

⑤ Data Types :

INSTRUCTIONS


format
syntax

meaning
semantics

M/c code

ADD DR, SR1, SR2

$DR \leftarrow SR1 + SR2$



ADD DR, SR1, #imm5

$DR \leftarrow SR1 + \text{SEXT}(\text{imm5})$

signed
5-bit
[-16, 15]



AND DR, SR1, SR2

$DR \leftarrow SR1 \text{ AND } SR2$



AND DR, SR, #imm5


$DR \leftarrow SR \text{ AND } \text{SEXT}(\text{imm5})$



NOT DR, SR

$DR \leftarrow \text{NOT}(SR)$

prog.asm
Assembly
Language




prog.obj
M/c Code

pseudo-ops

- ORIG
- END
- FILL
- BLKW

instructions



x3000	LD, R0	<input checked="" type="checkbox"/>
	$\begin{array}{r} x3001 \\ + F \\ \hline x3010 \end{array}$	
x3010	X	-5
x3011	Y	3
x3012	Z	-8

; comment			PC's
· ORIG	x3000		
LD	R0, x0F	1	
LD	R1, x0F	2	
NOT	R1, R1	3	
ADD	R1, R1, #1	4	
ADD	R2, R0, R1	5	
ST	R2, x0C	6	
HALT			→ TRAP x25

$$\begin{array}{r} 3012 \\ - 3006 \\ \hline 000C \end{array}$$

LD R0, ~~x3010~~
⁴ 0010 ³ 000 ⁹

 PC ~~Reset~~