



ISA

① Registers



R_{cg}
100
Special PC, IR, PSR

② Memory



③ Instruction Set

Arithmetic Logic ADD NOT AND
Data Movement LD, ST
Control Operation BR, TRAP

④ Addressing Modes : How do operands form?

⑤ Data Types :

INSTRUCTIONS

format
syntax

ADD DR, SRI, SR2

meaning
semantics

M/c code

15	12	11	98	65	2	0
0001	DR	SRI	000	SR2		

ADD DR, SRI, #imm5
signed
5-bit
[-16,15]

DR \leftarrow SRI + SR2

DR \leftarrow SRI + SEXT(imm5)

4	3	3			
0001	DR	SRI	1	imm5	MODE

AND DR, SRI, SR2

DR \leftarrow SRI AND SR2

0101	1				
------	---	--	--	--	--

AND DR, SR, #imm5

DR \leftarrow SR AND SEXT(imm5)

4	3	3			
1001	DR	SR	1	11111	

NOT DR, SR

DR \leftarrow NOT(SR)


prog.asm
Assembly
Language




pseudo-ops

- ORIG
- END
- FILL
- BLKW

instructions





LD R₀, x3010

PC offset

4	3	9
0010	1000	