


# Von Neumann Model

Instruction Set Architecture

## LCS ISA




Arch ← LC3

Intel Laptop ← x86 Intel  
AMD Laptop ←


LC3 ISA → Arch

Von Neumann Model  
Single Bus



# LC3 ISA

## ① Registers




General Purpose  
Registers  
*Holds Data/Address*


## Special

PC 

*Holds address of the  
NEXT instruction to execute*



IR 

*Holds the instruction  
currently being executed*

PSR 

*Holds the status of the  
program*

## ② Memory



### ③ Instruction Set

- Arithmetic Logic Instruction

ADD NOT AND

- Data movement (load/store)

LD ST  
LDR STR  
LDI STI



- Control Instructions

BR JMP JSR TRAP

RTI

