



①



S	R	a
0	0	holds
0	1	1 latches
1	0	0 latches
1	1	invalid

(2)


2. (10 pts) After five clock cycles memory goes from state A to state B (shown below). The table below shows values of the 2-bit address(A[1:0]), 1-bit Write-Enable and 3-bit D_{in} signals. For each cycle, fill in the missing bits (represented by dashes)



	A[1:0]	WE	D _{in} [2:0]
Cycle 1	1 <u>0</u>	1	0 <u>1</u> <u>1</u>
Cycle 2	1 1	<u>0</u> / <u>1</u>	1 1 1
Cycle 3	<u>0</u> 0	1	0 0 0
Cycle 4	0 0	1	<u>1</u> <u>1</u> <u>0</u>
Cycle 5	<u>0</u> 1	<u>1</u>	<u>1</u> <u>0</u> <u>1</u>

(3)

Input is the scheduler which can pick one of 3 states, 00, 01, 10.



b.


C.S.	I	NS.
0 0	0 0	0 1
0 0	0 1	0 0
0 0	1 0	0 0
0 1	0 0	0 0
0 1	0 1	1 0
0 1	1 0	0 0
1 0	0 0	1 0
1 0	0 1	1 0
1 0	1 0	0 0

c.

C.S.	CPU	Dev
0 0	0	0
0 1	1	0
1 0	0	1

4

a.



b. $2^4 = 16$

You would need a $4 \rightarrow 16$ decoder


c. $S_1 S_0 + S_1 S_0 = XNOR(S_1, S_0)$

(5)

a.

CS, CS ₀		NS, NS ₀		X
C.S.	I	N.S.		
0 0	0	0 0	1	
0 0	-	1 0	-	
0 1	0	1 0	0	
0 1	-	0 1	0	
1 0	0	0 1	0	
1 0	-	0 0	0	

b.




6


a.

C.S.	Out
00	11
01	01
10	10

b.



7



What if not restricted to even T after even H

