

ISEDA' 23 Tutorial, 2023/05/08 , Nanjing



Introduction of Logic Synthesis and Optimization

Speaker: Prof. Zhufei Chu
E-Mail: chuzhufei@nbu.edu.cn
Homgpage: <https://zfchu.github.io/>
EECS, Ningbo University



International
Symposium
of EDA

Outline

- Introduction
- Logic Representations
- Logic Optimization
- Technology Mapping
- Overview of Logic Synthesis Tools
- Demo
- Conclusions



宁波大学
NINGBO UNIVERSITY

©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA



寧波大學
NINGBO UNIVERSITY

Introduction



©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

What is logic synthesis?



Figures by MIT OCW.

[Courtesy: MIT OCW]

[Courtesy: https://vlsi-backend-adventure.com/logic_synthesis.html]

©Zhufei Chu


ISEDA 2023
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Digital Computing Systems



宁波大学
NINGBO UNIVERSITY



From circuits to systems



©Zhufei Chu

ISEDA 2023
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

IoT (Internet of Things)



寧波大學
NINGBO UNIVERSITY



[Courtesy: J. Rabaey]

©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Design Objective



寧波大學
NINGBO UNIVERSITY



Mobile Computing

- Low power
- Portable



Aeronautics and Astronautics

- High reliability
- Add redundant backups



Data center\Cloud computing

- High performance
- Parallel、Multi-core



Performance



Power

Area

Accuracy


ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

©Zhufei Chu

Digital Integrated Circuit Design Overall Process




[Courtesy: R. Jiang]

©Zhufei Chu

ISEDA 2023
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Logic Synthesis Flow



[Courtesy: Dr. Yu Huang, HiSilicon]

©Zhufei Chu

Critical Issues in Logic Synthesis Research



Methods of Boolean Function Representation

- Truth table
- SOP/POS/CNF
- BDD
- DAG
- ...

Methods of Boolean Function Optimization

- General algebraic method
- **Boolean algebraic method**
- **Exact synthesis method**
- ...

Methods of Boolean Function Mapping

- Cover-based method
- Tree-based method
- Oriented to FPGA/ASIC
- ...


SAT Solver / BDD Reasoning Engine

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Logic Synthesis Technique Map



©Zhufei Chu

Logic Synthesis Tools



The development history of logic synthesis tools

70's

- Few logic synthesis algorithms and tools existed in the 70's
- Link to place and route for automatic design
 - Innovative methods at IBM, Bell Labs, Berkeley, Stanford

Early 80's

- First prototype synthesis tools in the early 80's
 - YLE (Yorktown Logic Editor) [Brayton]
 - MIS (Multi-level Interactive System) [Berkeley]
 - Espresso [IBM+Berkeley]

Late 80's

- First logic synthesis companies in the late 80's
 - Synopsys and others

Logic Synthesis Tools



寧波大學
NINGBO UNIVERSITY

□ Commercial logic synthesis tools

Design Compiler (DC) [Synopsys]
Vivado [Xilinx]
Fusion Compiler [Synopsys]
Genus [Cadence]

90' s

00' s

10' s

SIS
[Berkeley]

ABC
[Berkeley]

Yosys
[Clifford Wolf]

The EPFL Logic Synthesis Libraries [EPFL]
CIRKIT [EPFL] [Ningbo University]
ALSO [Ningbo University]

□ Academic logic synthesis tools



©Zhufei Chu

ISEDA 2023
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA



寧波大學
NINGBO UNIVERSITY

Logic Representations

©Zhufei Chu

ISEDA 2023


— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Logic representation zoo

- $f = x_1x_2 + x_2x_3 + x_1x_3$
 - Sum-of-Products, SOP
 - Disjunctive Normal Form, DNF
- $f = (x_1+x_2)(x_2 + x_3)(x_1 + x_3)$
 - Product-of-Sums, POS
 - Conjunctive Normal Form, CNF
- $f = (1110\ 1000)_2 = 0xe8$ (Truth tables, TT)
- BDD
- AIG
- ...

x_1	x_2	x_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



©Zhufei Chu

Truth tables

Truth table representation is

- intractable for large n
- canonical

Example:

$$f = abcd\bar{ } + ab\bar{c}\bar{d} + a\bar{b}cd\bar{ } + \\ \bar{a}bcd\bar{ } + \bar{a}b\bar{c}\bar{d} + \bar{a}\bar{b}cd\bar{ } + \\ \bar{a}\bar{b}cd + \bar{a}b\bar{c}\bar{d}$$

a	b	c	d	f
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0

a	b	c	d	f
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

SOP

Example:

$$ab\bar{c} + \bar{a}bd + \bar{b}\bar{d} + \bar{b}\bar{e}f$$

Advantages:

- Easy to manipulate and minimize
- Many algorithms available
- Two-level theory applies

Disadvantages:

- Not representative of logic complexity. For example:

$$f = ad + ae + bd + be + cd + ce$$

$$\bar{f} = \bar{a}\bar{b}\bar{c} + \bar{d}\bar{e}$$

- Not easy to estimate logic size and performance
- Difficult to estimate progress during logic manipulation



宁波大学
NINGBO UNIVERSITY

The two differ in their implementation by an inverter

POS



- ❑ Product of Sum (POS) representation of Boolean function
- ❑ Describes solution using a set of constraints
 - very handy in many applications because new constraints can just be added to the list of existing constraints
 - very common in AI community

Example:

$$f = (a + \bar{b} + c)(\bar{a} + b + c)(a + \bar{b} + c)(a + b + c)$$

- ❑ SAT on CNF (POS) \Leftrightarrow Tautology on DNF (SOP)

Binary Decision Diagrams (BDD)




■ General idea: Representation of a logic function as graph (DAG)

- S. B. Akers proposed in 1978, R.E Bryant extended in 1986 (ROBDD)
- Based on recursive Shannon expansion
 - one root node, two terminals 0, 1
 - each node, two children, and a variable

■ Reduced and ordered (ROBDD)

- Reduced:
 - any node with two identical children is removed
 - two nodes with isomorphic BDD's are merged
- Ordered:
 - Co-factoring variables (splitting variables) always follow the same order along all paths




Reduced ordered BDD




■BDD Reduction Rules -1

- with both edges pointing to same node



■BDD Reduction Rules -2

- Merge duplicate nodes




©Zhufei Chu


BDD Example

■ BDD Ordered

not ordered




ordered {a,c,b}




1
—
0

Root



$$f = ab + \bar{a}c + b\bar{c}d$$



©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA




寧波大學
NINGBO UNIVERSITY


Logic network



- Logic Network is a generic representation of a logic circuit.
- Several common elements of logical networks:
 - Primary Input/Output, PI/PO
 - Node
 - Fanin/Fanout, FI/FO
 - Transitive fanin/fanout cone, TFI/TFO




©Zhufei Chu



Logic network

- $f_4 = x_1 + x_2$
- $f_5 = x_1(x_1 + x_2) + \overline{x_1}(\overline{x_1} + x_2)$
- $f_5 = x_1f_4 + \overline{x_1}\overline{f_4}$
- $f_6 = x_3(x_1f_4 + \overline{x_1}\overline{f_4})$




DAGs




寧波大學
NINGBO UNIVERSITY


$$f = a \oplus (bc + cd + bd)$$




AIG



XAG



MIG



XMG

©Zhufei Chu

ISEDA 2023


— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Historical perspective



寧波大學
NINGBO UNIVERSITY



©Zhufei Chu

ISEDA 20
23



— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

LUT network



寧波大學
NINGBO UNIVERSITY



©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —


International
Symposium
of EDA

LUT network



寧波大學
NINGBO UNIVERSITY

$$f = a \oplus (bc + cd + bd)$$



Logic Optimization

©Zhufei Chu



宁波大学
NINGBO UNIVERSITY

ISEDA 2023



— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Two-level vs multi-level



$$f = a\bar{b}c + ad + b\bar{c}d$$



©Zhufei Chu

Two-level logic synthesis




■ $f = a\bar{b}c + ad + b\bar{c}d$ logic expression based on SOP

3 product implicants , 8 literals

#implicants → number of rows in the PLA

#literals → number of transistors



multiple AND gates in
the first level

a large OR gate in
the second level



©Zhufei Chu


Quine-McCluskey Algorithm



- Minimization of a second-order logic formula
 - Reducing the SOP expression to its minimal literals
 - Willard Quine proposed it in 1952, Edward J. McCluskey expanded it in 1956.
- Base idea
 - Combining adjacent minterms and eliminating redundant factors, e.g.: $xy + x\bar{y} = x$
 - A computable version of the Karnaugh map that is easy to implement in programming
 - Simplification applicable to any complex logic function

Two-level logic synthesis



■ Espresso



decrease

loop

non-redundant



expand

©Zhufei Chu



寧波大學
NINGBO UNIVERSITY

ISEDA 2023
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Multi-level logic synthesis



- Elimination
- Decomposition
- Extraction
- Simplification
- Substitution
- ...

©Zhufei Chu

ISEDA
2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Elimination



❑ Eliminate a function from the network


➤ Similar to Gaussian elimination

❑ Perform variable substitution

❑ Example:

➤ $f = r + a; r = b + c;$

➤ $f = a + b + c;$



Elimination



- Eliminate a function from the network


- Similar to Gaussian elimination

- Perform variable substitution

- Example:

- $f = r + a; r = b + c;$


- $f = a + b + c;$



Decomposition



- Decompose a function into smaller functions
 - Opposite to elimination
- Introducing new variables into the network
- Example:
 - $f = ad + bd + cd + ae;$
 - $j = a + b; f = jd + ac;$




©Zhufei Chu

Decomposition



- Decompose a function into smaller functions
 - Opposite to elimination
- Introducing new variables into the network
- Example:
 - $f = ad + bd + ac;$
 - $j = a + b; f = jd + ae;$




Extraction

□ Finding common sub-expressions between two (or more) expressions

- Extracting new sub-expressions as a new function
- Introducing new blocks into the circuit

□ Example:

- $p = bc + bd; t = ac + ad + b;$
- $p = (c + d) b; t = (c + d) a + b;$
- $k = c + d; p = kb; t = ka + b;$




Extraction

□ Finding common sub-expressions between two (or more) expressions

- Extracting new sub-expressions as a new function
- Introducing new blocks into the circuit

□ Example:

- $p = bc + bd; t = ac + ad + b;$
- $p = (c + d) b; t = (c + d) a + b;$
- $k = c + d; p = kb; t = ka + b;$



Simplification




□ Simplifying local functions

- Using heuristic minimization techniques, such as Espresso
- Modifying the fanin of the target node

□ Example:

- $f = a'b + ab' + ab;$
- $f = a + b;$



©Zhufei Chu

Simplification




□ Simplifying local functions

- Using heuristic minimization techniques, such as Espresso
- Modifying the fanin of the target node

□ Example:

- $f = a'b + ab' + ab;$
- $f = a + b;$




Substitution

- Simplifying local functions by introducing new variables

- Example:

- $f = ka + kb + c;$
- $f = kq + c;$

- Because $q = a + b$ is already part of the network




Substitution

- Simplifying local functions by introducing new variables

- Example:

- $f = ka + kb + c;$
- $f = kq + c;$

- Because $q = a + b$ is already part of the network



Optimization approach

■ Algorithmic approach

- Define an algorithm for each transformation type
- Algorithm is an *operator* on the network
- Algorithms are sequenced by *scripts*

■ Rule-based approach

- Rule data base
 - Set of pattern pairs
- Pattern replacement is driven by rules

■ AI-based approach

- AI explores *combinations*(*scripts*) of existing optimizations
- AI-based novel optimization method

■ Most modern tools use the algorithmic approach to synthesis, even though rules are used to address specific issues, AI has a better QoR

Exact synthesis


- Exact synthesis refers to synthesizing logic representations that exactly meets a specification.
 - It is not used in opposition to approximate synthesis.
 - Exact synthesis can be implemented in several methods
 - Boolean Satisfiability (SAT)
 - Integer Linear Programming (ILP)
 - Satisfiability modular theory (SMT)
 - ...
- We may ask “Does there exist a logic network N such that N implements f with exactly r gates?”

SAT-based exact synthesis




■ SAT-based exact synthesis essentially solves the **two** tasks

- Find logic network topology (**DAG**)
- Assign **Boolean operators** to vertices



©Zhufei Chu



ISEDA
2023


— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Exact synthesis algorithm



- Given a Boolean function f , for size-optimum synthesis, take the SAT encoding method as an example:
 - Start with $r \leftarrow 0$
 - Encode the question as SAT formulas F_r
 - Feed the formulas to a SAT solver and wait for its result
 - If the result is SAT, we obtained an optimal result, otherwise, we set $r \leftarrow r + 1$ and continue the encoding
- Hence, the size-optimum problem can be solved by a sequence of SAT formulas.



Exact synthesis - Encode




■ Variables

Simulation: x_{it} : t^{th} bit of x_i 's truth table

Output: g_{hi} : $[g_h = x_i]$

Selection: s_{ijk} : $[x_i = x_i \circ_i x_k]$ for $1 \leq j < k < i$

Operands: f_{ipq} : $\circ_i(p, q)$ for $0 \leq p, q \leq 1, p + q > 0$



■ Running example

$$\begin{array}{rccccccccc} t & = & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\ x_{4t} & = & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ x_{5t} & = & 0 & 1 & 1 & 1 & 1 & 0 & 0 \end{array}$$

$$\begin{array}{rccccc} k & = & 2 & 3 & 4 \\ s_{41k} & = & 1 & 0 \\ s_{42k} & = & 0 & & \\ s_{51k} & = & 0 & 0 & 0 \\ s_{52k} & = & 0 & 0 & \\ s_{53k} & = & & & 1 \end{array}$$

$$g_{14} = 1, g_{15} = 0, g_{24} = 0, g_{25} = 1$$

$$\begin{array}{rccccc} p, q & = & 0,1 & 1,0 & 1,1 \\ f_{4pq} & = & 0 & 0 & 1 \\ f_{5pq} & = & 1 & 1 & 0 \end{array}$$

D. E. Knuth. *The Art of Computer Programming, Volume 4, Fascicle 6: Satisfiability*. Addison-Wesley, 2015.

©Zhufei Chu

ISEDA
2023
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Exact synthesis - Encode



■ Main clauses

$((s_{ijk} \wedge (x_{it} \oplus \bar{a}) \wedge (x_{jt} \oplus \bar{b}) \wedge (x_{kt} \oplus \bar{c})) \mapsto (f_{ibc} \oplus \bar{a})$ Constrain the right Boolean operation



$(\bar{s}_{ijk} \vee (x_{it} \oplus a) \vee (x_{jt} \oplus b) \vee (x_{kt} \oplus c)) \vee (f_{ibc} \oplus \bar{a})$

$(\bar{g}_{hi} \vee (\bar{x}_{it} \oplus g_h(t_1, \dots, t_n)))$ Constrain the output value they point to

$\bigvee_{i=n+1}^{n+r} g_{hi}$ Each output is realized by the network

$\bigvee_{k=2}^{i-1} \bigvee_{j=1}^{k-1} s_{ijk}$ Each gate has exactly two inputs

D. E. Knuth. *The Art of Computer Programming, Volume 4, Fascicle 6: Satisfiability*. Addison-Wesley, 2015.

©Zhufei Chu

ISEDA 2023
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Additional constraints



■ Breaking symmetry


- E.g.

- Only non-trivial operands
- Use all steps
- ...


■ DAG Topology

- E.g.


- Fences
- Partial DAGs
- ...




Fences




(a)



(b)



(c)



(d)

Haaswijk W, Soeken M, Mishchenko A, et al. SAT-based exact synthesis: Encodings, topology families, and parallelism[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, 39(4): 871-884.

©Zhufei Chu



寧波大學
NINGBO UNIVERSITY

Technology Mapping

©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

ASIC technology mapping



- The recursive tree-covering algorithm can be used to implement ASIC mapping in a simple and near-optimal manner.
- Step:

- Mapped netlist and the logic gate of the technology library
 - ◆ Describing a netlist using only **NAND2** and **NOT** logic gates.
 - ◆ The logic gates in the technology library are the same as above, and their corresponding costs are calculated.
- Tree transformation
 - ◆ Splitting nodes with multiple outputs into trees.
- Matching minimum implementation cost
 - ◆ Recursively searching the library for matching logic gates to implement at minimum cost.

ASIC technology mapping




□ Simple gate mapping

- Applying De Morgan's law to a Boolean function to convert it into a representation using only NAND2 and NOT logic gates, for example:

$$\begin{aligned}t_1 &= d + e = \text{NAND}(\bar{d}, \bar{e}) \\t_2 &= b + h = \text{NAND}(\bar{b}, \bar{h}) \\t_3 &= at_2 + c = \overline{\bar{a}t_2} \cdot \bar{c} \\&= \text{NAND}(\text{NAND}(a, t_2), \bar{c}) \\t_4 &= t_1t_3 + fgh = \text{NAND}(\overline{t_1t_3}, \overline{fgh}) \\fgh &= \overline{fh} \cdot g = \overline{fh} \cdot \overline{g} \\&= \text{NAND}(\text{NAND}(f, h), g) \\F &= \overline{t_4}\end{aligned}$$

$$\begin{aligned}t_1 &= d + e = \text{NAND}(\bar{d}, \bar{e}) \\t_2 &= b + h = \text{NAND}(\bar{b}, \bar{h}) \\t_3 &= at_2 + c = \overline{\bar{a}t_2} \cdot \bar{c} \\&= \text{NAND}(\text{NAND}(a, t_2), \bar{c}) \\t_4 &= t_1t_3 + fgh = \text{NAND}(\overline{t_1t_3}, \overline{fgh}) \\fgh &= \overline{fh} \cdot g = \overline{fh} \cdot \overline{g} \\&= \text{NAND}(\text{NAND}(f, h), g) \\F &= \overline{t_4}\end{aligned}$$



©Zhufei Chu

ISEDA 2023
2023/5/8-11 Nanjing, China









International
Symposium
of EDA

ASIC technology mapping



□ Simple gate mapping

- For the logic gates in a library of technology, they can be represented using both NAND2 and NOT logic gates.



©Zhufei Chu

ISEDA 20
23

2023/5/8-11 Nanjing, China



International
Symposium
of EDA

ASIC technology mapping



Tree transformation

➤ To apply tree covering algorithm, we must first have a tree!



Obtain three trees from left to right.

©Zhufei Chu

ISEDA
20
23
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

ASIC technology mapping




□ Minimum Spanning Tree Cover

➤ Implementing minimum vertex cover using a recursive algorithm.

- ◆ Start with the output of the graph.
- ◆ For each node, find all the ways it can be matched.
- ◆ Node i cost function is as follows:

$$\text{cost}(i) = \min_k \left\{ \text{cost}(g_i) + \sum_k \text{cost}(k_i) \right\}$$

- ◆ g_i represents a logical gate, and k_i represents the input to g_i .




FPGA technology mapping

□ How is it different from ASIC (standard cells)

- Structural in nature, simpler
- Any function with k inputs can be mapped into a **k-LUT**
- Typically implemented by **cut mapping**

□ FPGA architecture: **k-LUT**



©Zhufei Chu


$$f = x_1'x_2' + x_1x_2$$

x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	1

FPGA technology mapping



□ A possible mapping onto 3-LUTs



©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA



宁波大学
NINGBO UNIVERSITY

Overview of Logic Synthesis Tools

©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Industry tools



- Synopsys Design Compiler (DC)
 - For ASIC, DC NXT, Fusion Compiler
 - For FPGA, Synplify
- Cadence Genus
 - For ASIC
- FPGA Vendor
 - Xilinx Vivado
 - Altera Quartus Prime
 - Pango Design Suite (PDS)
 - ...

©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Academic tools

■ ABC

- <https://github.com/berkeley-abc/abc>
- Alan Mishchenko, UC Berkeley
- Predecessor: SIS、MIS、VIS

■ Yosys

- <https://github.com/YosysHQ/yosys>
- Claire Xenia Wolf, use ABC for logic optimization

■ EPFL open-source logic synthesis library

- <https://github.com/lisils/lstools-showcase>

■ ALSO

- <https://gitee.com/zfchu/also>

■ Espresso...



©Zhufei Chu

ISEDA 2023

— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA

Demo

©Zhufei Chu



寧波大學
NINGBO UNIVERSITY

ISEDA 2023
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA



寧波大學
NINGBO UNIVERSITY



ALSO

©Zhufei Chu

ISEDA 20
23
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA



寧波大學
NINGBO UNIVERSITY

Q & A



chuzhufei@nbu.edu.cn

<https://zfchu.github.io/>

©Zhufei Chu

ISEDA 2023
— 2023/5/8-11 Nanjing, China —

International
Symposium
of EDA