MIPS-Lite CPU Microprogrambased Control

COE608: Computer Organization and Architecture

Dr. Gul N. Khan

http://www.ee.ryerson.ca/~gnkhan

Electrical and Computer Engineering

Ryerson University

Overview

- Introduction
- MIPS Multicycle Datapath
- Multicycle Control
- Microprogrammed Control Unit
- Control Unit Design Steps
- Microprogramming for the Control Unit

Partially form Chapter 4 of the text book


Multicycle Approach

- We will be reusing the functional units.
 - ALU used to compute address & increment PC.
 - Memory used for instruction and data.
- Control signals will not be determined solely by the instructions
- Control unit design by using classical FSM design is impractical due to large number of inputs and states it may have.
- An extension to the classical approach is used by experienced designer in designing control logic circuits:
 - Sequence register and decoder method.
 - One flip-flop per state method.
 - Microprogram controller.
 - PLA controller.

The PLA and micro-program control uses PLD and ROM/PROM.

Modification of PROM or replacing the ROM modifies the micro-program control.

Single Cycle Datapath




Long Cycle Time

- All instructions take as much time as the slowest.
- Real memory is not like our idealized memory Cannot always get the job done in one (short) cycle

Arithmetic & Logical							
PC	Inst Memory	Reg File	_{mux} ALU	mux setup			
Load							
PC	Inst Memory	Reg File	_{mux} ALU	Data Mem	muxsetup		
Store							
PC	Inst Memory	Reg File	mux ALU	Data Mem			
Branch							
PC	Inst Memory	Reg File	cmp _{mux}				


Single Cycle Control

op	00 0000	10 0011	10 1011	00 0100	00 0010
	R-type	lw	sw	beq	jump
RegDst	1	0	X	X	X
ALUSrc	0	1	1	0	X
MemtoReg	0	1	X	X	X
RegWrite	1	1	0	0	0
MemWrite	0	0	1	0	0
Branch	0	0	0	1	0
Jump	0	0	0	0	1
ALUop (Symbolic)	"R-type"	Add	Add	Subtract	XXX
ALUop <1>	1	0	0	0	X
ALUop <0>	0	0	0	1	X



Multiple Cycle Datapath

Miminizes Hardware: One memory




Microprogram-based Control


Control is the hard part of processor design

- Datapath is fairly regular and well-organized
- Memory is highly regular
- Control is irregular and global


Sequencer-based Control Unit




Microprogram-based CPU Control



Microprogram-based CPU Control



Control Signals




Designing a Microinstruction Set

- Start with list of control signals.
- Group signals together that make sense (vs. random): called "fields"
- Places fields in some logical order
 (e.g., ALU operation & ALU operands
 first and microinstruction sequencing last)
- Create a symbolic legend for μ-instruction format, showing name of field values and how they set the control signals
- Use computers to design computers.


μ-assembler to get binary code.

• To minimize the width, encode operations that will never be used at the same time.

Multi-Cycle CPU



Sequencer-based Control Unit



Signal	<u>Mux-select</u>	<u>.</u>
Sequencing	00	Next μ address = 0
	01	Next μ -address = dispatch ROM-1
	10	Next μ -address = dispatch ROM-2
	11	Next μ -address = μ -address + 1

Dispatch ROM 1							
Ор	Value						
000000	R-format	0110					
000010	jmp	1001					
000100	beq	1000					
100011	lw	0010					
101011	SW	0010					

Dispatch ROM 2						
Ор	Value					
100011	lw	0011				
101011	SW	0101				

μ-instruction Fields & Control Signals

Field name	Value	Signals active	Comment				
	Add	ALUOp = 00	Cause the ALU to add.				
ALU control	Subt	ALUOp = 01	Cause the ALU to subtract; this implements the compare for				
			branches.				
	Func code	ALUOp = 10	Use the instruction's function code to determine ALU control.				
SRC1	PC	ALUSrcA = 0	Use the PC as the first ALU input.				
	Α	ALUSrcA = 1	Register A is the first ALU input.				
	В	ALUSrcB = 00	Register B is the second ALU input.				
SRC2	4	ALUSrcB = 01	Use 4 as the second ALU input.				
	Extend	ALUSrcB = 10	Use output of the sign extension unit as the second ALU input.				
	Extshft	ALUSrcB = 11	Use the output of the shift-by-two unit as the second ALU input.				
	Read		Read two registers using the rs and rt fields of the IR as the register				
			numbers and putting the data into registers A and B.				
	Write ALU	RegWrite,	Write a register using the rd field of the IR as the register number and				
Register		RegDst = 1,	the contents of the ALUOut as the data.				
control		MemtoReg = 0					
	Write MDR	RegWrite,	Write a register using the rt field of the IR as the register number and				
		RegDst = 0,	the contents of the MDR as the data.				
		MemtoReg = 1					
	Read PC	MemRead,	Read memory using the PC as address; write result into IR (and				
		IorD = 0	the MDR).				
Memory	Read ALU	MemRead,	Read memory using the ALUOut as address; write result into MDR.				
		lorD = 1					
	Write ALU	MemWrite,	Write memory using the ALUOut as address, contents of B as the				
		lorD = 1	data.				
	ALU	PCSource = 00	Write the output of the ALU into the PC.				
		PCWrite PCWrite					
PC write control	ALUOut-cond	PCSource = 01,	If the Zero output of the ALU is active, write the PC with the contents				
		PCWriteCond	of the register ALUOut.				
	jump address	PCSource = 10,	Write the PC with the jump address from the instruction.				
		PCWrite PCWrite					
	Seq	AddrCtl = 11	Choose the next microinstruction sequentially.				
Sequencing	Fetch	AddrCtl = 00	Go to the first microinstruction to begin a new instruction.				
	Dispatch 1	AddrCtl = 01	Dispatch using the ROM 1.				
	Dispatch 2	AddrCtl = 10	Dispatch using the ROM 2.				

ALU Control	SRC1	SRC2	Reg. Control	Memory	PCWrite Control	Sequencing
2-bits	1-bit	2-bits	3-bits	2-bits	4-bits	2-bits

 μ -instruction word width = 16-bits

Microprogram Details

Microprogram: Signals specified symbolically

State number	Address-control action	Value of AddrCtl
0	Use incremented state	3
1	Use dispatch ROM 1	1
2	Use dispatch ROM 2	2
3	Use incremented state	3
4	Replace state number by 0	0
5	Replace state number by 0	0
6	Use incremented state	3
7	Replace state number by 0	0
8	Replace state number by 0	0
9	Replace state number by 0	0

Label	ALU control	SRC1	SRC2	Register control	Memory	PCWrite control	Sequencing
Fetch	Add	PC	4	COILLIOI	Read PC	ALU	Seq
	Add	РС	Extshft	Read			Dispatch 1
Mem1	Add	Α	Extend				Dispatch 2
LW2					Read ALU		Seq
				Write MDR			Fetch
SW2					Write ALU		Fetch
Rformat1	Func code	Α	В				Seq
				Write ALU			Fetch
BEQ1	Subt	Α	В			ALUOut-cond	Fetch
JUMP1						Jump address	Fetch

R-Format: Fetch, Decode, Rformat1 (ALU), Write-Reg

LW: Fetch, Decode, Mem1 (ALU), Read-Mem, Write-Reg

SW: Fetch, Decode, Mem1 (ALU), SW2 (Write-Mem)

BEQ: Fetch, Decode, BEQ1 (ALU), Update PC

JUMP: Fetch, Decode, Update PC with Jump Address

Micro-Instructions as Store in the ROM

<u>Label</u>	ALU	SRC1	SRC2	Reg.	Memory	PCWrite	Sequencing
	Control			Control	•	Control	
ROM	ALU OP	ALUSrcA	ALUSrcB	MemtoReg 0,1	MemRead	PCSource	Addctl
<u>Addr</u>	00, 01	0, 1	00,01,10,11	RegDst 0,1	MemWrite	00,01,10,11	00,01,10,11
				RegWrite	IorD 0,1	PCWrite,	
Fetch	00 (add)	0 (PC)	01 (4)	0-RegWrite	0-(IorD)	00	11 (Seq)
0000					1(MemRead)	1-PCWrite	
Decode	00 (add)	0 (PC)	11(Extshft)	, , ,	none	none	01 (Dispatch1)
0001				0- (RegWrite)			
Mem1	00 (add)	1 (A)	10 (Extd)	0- (RegWrite)	none	none	10 (Dispatch2)
0010							
$\underline{\mathbf{L}\mathbf{W}}$	none	none	none	none	1 (IorD)	none	11 (Seq)
0011				· · ·	1(MemRead)		
Reg-	none	none	none	1-(RegWrite)	none	none	00 (Fetch)
<u>Write</u>				0- (RegDst)			
0100				1- MemtoReg			
<u>SW</u>	none	none	none	none	MemWrite	none	00 (Fetch)
$\frac{24}{0101}$					0(MemRead)		(= 111=)
RFmt1	10 (Funct-	1 (A)	00 (B)	none	none	none	11 (Seq)
0110	Code)	\		0-(RegWrite)			
Reg-	none	none	none	1-(RegWrite)	none	none	00 (Fetch)
Write				1- (RegDst)			
0111				0- MemtoReg			
BEQ	01 (Sub)	1 (A)	00 (B)	none	none	01-PCSrc	00 (Fetch)
1000				0-(RegWrite)		PCWrtCond	
						0-PCWrite	
<u>JUMP</u>	00 (add)	0 (PC)	01 (4)	0 (RegWrite)	0 (IorD)	10-PCSrc	00 (Fetch)
1001					1(MemRead)	1-PCWrite	

Total of 10 location for μ-Code Memory

Microprogram Details

Micro Instructions for Fetch and Decode

Label	ALU	SRC1	SRC2		Mem	PCWrite	Sequence
	Control			Control		Control	
Fetch	Add	PC	4		Read	ALU	Seq
					PC		_
	Add	PC	Ext	Read			Dispatch-1
			shift				-

Mem: Fetch Instruction into IR

ALU, SRC1, SRC2: Compute PC + 4

PCWrite Control: Write the output of ALU to PC

Sequencing: go to the next microinstruction.

Next Microinstruction is Decode

ALU, SRC1, SRC2: PC + signext(IR[0:15]) << 2 Register Control: Read registers into A and B. Sequencing: Use dispatch-1 to select one of the following four labels

- Mem1
- Rformat1
- ◆ BEQ1
- ◆ JUMP1