



# CSC3050 – Computer Architecture



## DataPath

Prof. Fangxin Wang

School of Science and Engineering  
Chinese University of Hong Kong, Shenzhen



香港中文大學(深圳)理工學院  
School of Science and Engineering





# Outline

- Introduction to design a processor
- Analyze the instruction set ( step 1 )
- Build the datapath ( steps 2 and 3 )
- A single-cycle implementation
- Control for the single-cycle CPU ( steps 4 and 5 )
  - Control of CPU operations
  - ALU controller
  - Main controller
- Add jump instruction





# Introduction

- CPU performance factors
  - Instruction count
    - Determined by ISA and compiler
  - CPI (clock cycle per instruction) and cycle time
    - Determined by CPU hardware
- We will examine two MIPS implementations
  - A simplified version
  - A more realistic pipelined version



# The Processor: Datapath & Control


- A basic MIPS implementation. The implementation includes a subset of the core MIPS instruction set:
  - Memory reference instructions: `lw`, `sw`
  - Arithmetic/logical instructions: `add`, `sub`, `and`, `or`, `xor`, `slt`
  - Control flow instructions: `beq`, `j`






# Instruction Execution

- Use the program counter (PC) to supply the instruction address and **fetch** the instruction from memory
- **Decode** the instruction (and read registers)
- **Execute** the instruction
  - Use ALU to calculate
    - Arithmetic result
    - Memory address for load/store
    - Branch target address
  - Access data memory for load/store
  - $\text{PC} \leftarrow \text{target address or PC} + 4$






# An Abstraction View of MIPS Subset





# Multiplexers




- Can't just join wires together
  - Use multiplexers





# Control





# Logic Design Basics

- Information encoded in binary
  - Low voltage = 0, High voltage = 1
  - One wire per bit
  - Multi-bit data encoded on multi-wire buses
- Combinational element
  - Operate on data
  - Output is a function of input
- State (sequential) elements
  - Store information





# Logic Design Basics

- Information encoded in binary
  - Low voltage = 0, High voltage = 1
  - One wire per bit
  - Multi-bit data encoded on multi-wire buses
- Combinational element
  - Operate on data
  - Output is a function of input
- State (sequential) elements
  - Store information

What is the difference  
between combinational logic  
and sequential logic?






# Combinational Elements


- AND-gate

- $Y = A \& B$




- Adder

- $Y = A + B$




- Multiplexer

- $Y = S ? I_1 : I_0$



- Arithmetic/Logic Unit


- $Y = F(A, B)$





# Sequential Elements (1)



- Register: stores data in a circuit
  - Use a clock signal to determine when to update the stored value
  - Edge-triggered: update when Clk changes from 0 to 1





# Sequential Elements (2)


- Register with write control
  - Only updates on clock edge when write control input is 1
  - Used when stored value is required later





# Clocking Methodology

- Combinational logic transforms data during clock cycles
  - Between clock edges, **edge triggered clocking**
  - Input from state elements, output to state element
  - Longest delay determines clock period





# How to Design a Processor

1. Analyze required instruction set (datapath requirements)
  - The meaning of each instruction is given by the *register transfers*
  - Datapath must include storage element
  - Datapath must support each register transfer
2. Select a set of datapath components and establish clocking methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points effecting register transfer
5. Assemble the control logic





# Outline


- Introduction to design a processor
- Analyze required instruction set (step 1)
- Build the datapath (steps 2 and 3)
- A single-cycle implementation
- Control for the single-cycle CPU
  - Control of CPU operations
  - ALU controller
  - Main controller
- Add jump instruction





# Step 1 - Analyze Instruction Set

- All MIPS instructions are 32 bits long with 3 formats



- The different fields are:
  - op: Operation of the instruction
  - rs, rt, rd: Source and destination register
  - shamt: Shift amount
  - funct: Selects variant of the “op” field
  - address / immediate
  - target address: Target address of jump





# Our Example: A MIPS Subset

- R-Type
  - add rd, rs, rt
  - sub rd, rs, rt
  - and rd, rs, rt
  - or rd, rs, rt
  - slt rd, rs, rt
- Load/Store
  - lw rt,rs,imm16
  - sw rt,rs,imm16
- Immediate operand
  - addi rt,rs,imm16
- Branch
  - beq rs,rt,imm16
- Jump
  - j target

31	26	21	16	11	6	0
<b>op</b>	<b>rs</b>	<b>rt</b>	<b>rd</b>	<b>shamt</b>	<b>funct</b>	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

31	26	21	16	0
<b>op</b>	<b>rs</b>	<b>rt</b>		<b>immediate</b>
6 bits	5 bits	5 bits		16 bits

31	26	21	16	0
<b>op</b>			<b>address</b>	
6 bits			26 bits	





# Logical Register Transfer

- All start by fetching the instruction, read registers, then use ALU => simplicity and regularity help

```
format = op | rs | rt | rd | shamt | funct  
or    = op | rs | rt | Imm16  
or    = op | Imm26 (added at the end)
```

<u>Inst</u>	<u>Register transfers</u>
ADD	$R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$
SUB	$R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$
LOAD	$R[rt] \leftarrow MEM[R[rs] + sign\_ext(Imm16)]; \quad PC \leftarrow PC + 4$
STORE	$MEM[R[rs] + sign\_ext(Imm16)] \leftarrow R[rt]; \quad PC \leftarrow PC + 4$
ADDI	$R[rt] \leftarrow R[rs] + sign\_ext(Imm16); \quad PC \leftarrow PC + 4$
BEQ	$\text{if } (R[rs] == R[rt]) \text{ then } PC \leftarrow PC + 4 + sign\_ext(Imm16) \\ \text{else } PC \leftarrow PC + 4$





# Requirements of Instruction Set

- After checking the register transfers, we can see that datapath needs the followings:
  - Memory
    - Store instructions and data
  - Registers (32 x 32)
    - Read RS
    - Read RT
    - Write RT or RD
  - PC
  - Extender for zero- or sign-extension
  - Add and sub register or extended immediate (ALU)
  - Add 4 or extended immediate to PC





# Outline




- Introduction to design a processor
- Analyze the instruction set (step 1)
- Build the datapath (steps 2, 3)
- A single-cycle implementation
- Control for the single-cycle CPU
  - Control of CPU operations
  - ALU controller
  - Main controller
- Add jump instruction





# Step 2a - Combinational Components for Datapath

- Basic building blocks of combinational logic elements






# Step 2b - Sequential Components for Datapath

- Register


- Similar to the D Flip Flop except
  - N-bit input and output
  - Write Enable input
- Write Enable
  - negated (0): Data Out will not change
  - asserted (1): Data Out will become Data In





# Storage Element - Register File


- Consists of 32 registers
  - Appendix B.8
  - Two 32-bit output buses (busA and busB)
  - One 32-bit input bus: busW
- Register is selected by
  - RA selects the register to put on busA (data)
  - RB selects the register to put on busB (data)
  - RW selects the register to be written via busW (data) when Write Enable is 1
- Clock input (CLK)
  - The CLK input is a factor ONLY during write operation
  - During read, behaves as a combinational circuit





# Storage Element - Memory

- Memory
  - Appendix B.8
  - One input bus: Data In
  - One output bus: Data Out
- Word is selected by
  - Address selects the word to put on Data Out
  - Write Enable = 1: address selects the memory word to be written via the Data In bus






# Step 3a - Datapath Assembly

- Instruction fetch unit: common operations

- Fetch the instruction:  $\text{mem}[\text{PC}]$
- Update the program counter
  - Sequential code:  $\text{PC} \leftarrow \text{PC} + 4$
  - Branch and Jump:  $\text{PC} \leftarrow \text{"Something else"}$






# Step 3b - Branch Operations

- beq rs, rt, imm16


```
mem[PC]          /*Fetch inst. from memory */  
Equal <- R[rs] == R[rt]    /* Calculate branch condition */  
if (COND == 0)          /* Calculate next inst. Address */  
    PC <- PC + 4 + ( SignExt(imm16) x 4 )  
else  
    PC <- PC + 4
```





# Datapath for Branch Operations


- beq rs, rt, imm16





# Step 3b - Add and Subtract


- $R[rd] \leftarrow R[rs] \text{ op } R[rt]$       Ex: add rd, rs, rt
  - Ra, Rb, Rw come from instruction's rs, rt, and rd fields
  - ALU and RegWrite: control logic after decode






# Step 3c - Load/Store Operations

- $R[rt] \leftarrow \text{Mem}[R[rs] + \text{SignExt}[imm16]]$  Ex: lw rt,rs,imm16





# Combine Mem and R-type Instructions






# Outline

- Introduction to design a processor
- Analyze the instruction set
- Build the datapath
- A single-cycle implementation
- Control for the single-cycle CPU
  - Control of CPU operations
  - ALU controller
  - Main controller
- Add jump instruction






# A Single Cycle Datapath






# Data Flow during add rd, rs, rt





# Clocking Methodology – Combinational Logic

- Combinational logic transforms data during clock cycles
  - Between clock edges
  - Input from state elements, output to state element
  - Longest delay determines clock period






# Clocking Methodology – Sequential Logic

- Edge-triggered
  - Values in storage (state) elements updated only on a clock edge  
=> clock edge should arrive only after input signals stable
  - Any combinational circuit must have inputs from and outputs to storage elements
  - Clock cycle: Time for signals to propagate from one storage element, through combinational circuit, to reach the second storage element
  - A register can be read, its value propagated through some combinational circuit, new value is written back to the same register, all in same cycle





# Clocking Methodology




$t_{setup}$  : the time before the rising clock edge that the input to a flip-flop must be valid

$t_{skew}$  : difference in absolute time between when two state elements see a clock edge.






# Register-Register Timing (add rd, rs, rt)





# The Critical Path

- Register file and ideal data memory
  - During read, behave as combinational logic
    - Address valid => Output valid after access time




**Critical Path (Load Operation) =**  
PC's Clk-to-Q +  
Instruction memory's Access Time +  
Register file's Access Time +  
ALU to Perform a 32-bit Add +  
Data Memory Access Time +  
Setup Time for Register File Write +  
Clock Skew





# Worst Case Timing of Load (lw rs, rt, imm16)



Why difference  
for bus A and  
busB?






# Outline

- Introduction to design a processor
- Analyze the instruction set
- Build the datapath
- A single-cycle implementation
- Control for the single-cycle CPU
  - Control of CPU operations (step 4)
  - ALU controller ( step 5a)
  - Main controller (step 5b)
- Add jump instruction






# Step 4 - Control Points and Signals





# Step 4 - Control Points and Signals






# Design Main Control

- Some observations
  - opcode (Op[5-0]) is always in bits 31-26, we use this 6 bits for main control
- A control example of  $R[rd] = R[rs] + R[rt]$



# Instruction Fetch at Start of Add


- instruction <- mem[PC]; PC + 4





# Instruction Decode of Add


- Fetch the two operands and decode instruction





# ALU Operation during Add


- $R[rs] + R[rt]$





# Write Back at the End of Add


- $R[rd] \leftarrow ALU$ ;  $PC \leftarrow PC + 4$





# Datapath Operation for lw


- $R[rt] \leftarrow \text{Memory} \{R[rs] + \text{SignExt}[imm16]\}$





# Datapath Operation for lw


- $R[rt] \leftarrow \text{Memory} \{R[rs] + \text{SignExt}[imm16]\}$





# Datapath Operation for lw

- $R[rt] \leftarrow \text{Memory} \{R[rs] + \text{SignExt}[imm16]\}$






# Datapath Operation for beq

if ( $R[rs]-R[rt]==0$ ) then Zero<-1 else Zero<-0

if (Zero==1) then PC=PC+4+signExt[imm16]\*4; else PC = PC + 4





# Outline

- Introduction to design a processor
- Analyze the instruction set
- Build the datapath
- A single-cycle implementation
- Control for the single-cycle CPU
  - Control of CPU operations (step 4)
  - ALU controller (step 5a)
  - Main controller (step 5b)
- Add jump instruction





# Step 5a - ALU Control

- ALU used for
  - Load/Store: F = add
  - Branch: F = subtract
  - R-type: F depends on funct field

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR


currently not used





# Our Plan for the Controller

- ALUop is 2-bit wide to represent
  - Load/store requires the ALU to perform add (00)
  - Beq requires the ALU to perform sub (01)
  - “R-type” needs to reference func field (10)



	R-type	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Add	Add	Subtract	xxx
ALUop<1:0>	10	00	00	01	xxx





# ALU Control

- Assume 2-bit ALUOp derived from opcode
  - Combinational logic derives ALU control

opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111





# Truth Table for ALUctr

ALUop		func							ALUctr			
bit<1>	bit<0>	bit<5>	bit<4>	bit<3>	bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	x	x	x	x	x	x	0	0	1	0	
x	1	x	x	x	x	x	x	0	1	1	0	
1	x	x	x	0	0	0	0	0	0	1	0	
1	x	x	x	0	0	1	0	0	1	1	0	
1	x	x	x	0	1	0	0	0	0	0	0	
1	x	x	x	0	1	0	1	0	0	0	0	
1	x	x	x	1	0	1	0	0	1	1	1	





# From Truth Table to Logic Gate Expression

- Target: to design circuit from truth table using very simple gate logic.
- Truth table -> Logic expression -> simplified version -> gate circuit
  - minterm:  $ABC + ABC' + AB'C + A'B'C'$
  - maxterm:  $(A+B+C)(A+B+C')(A+B'+C)(A'+B'+C')$
  - we usually prefer minterm





# From Truth Table to Logic Gate Expression


- Target: to design circuit from truth table using very simple gate logic.
- Truth table -> Logic expression -> simplified version -> gate circuit

XOR

A	B	z
0	0	0
0	1	1
1	0	1
1	1	0

$$A'B + AB'$$

$A \text{ xor } B$





# Logic Equation for ALUctr2

ALUop bit<1> bit<0>	func bit<5>bit<4>bit<3> bit<2> bit<1> bit<0>	ALUctr<2>
x 1	x x x x x x	1
1 x	x x 0 0 1 0	1
1 x	x x 1 0 1 0	1

This makes func<3> a don't care

$$\text{ALUctr2} = \text{ALUop0} + \text{ALUop1} \cdot \text{func2}' \cdot \text{func1} \cdot \text{func0}'$$





# Logic Equation for ALUctr1

ALUop		func						ALUctr<1>
bit<1>	bit<0>	bit<5>	bit<4>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	x	x	x	x	x	x	1
x	1	x	x	x	x	x	x	1
1	x	x	x	0	0	0	0	1
1	x	x	x	0	0	1	0	1
1	x	x	x	1	0	1	0	1

$$\text{ALUctr1} = \text{ALUop1}' + \text{ALUop1} \cdot \text{func2}' \cdot \text{func0}'$$

why?

Karnaugh Map





# Logic Equation for ALUctr0

ALUop		func						ALUctr<0>
bit<1>	bit<0>	bit<5>	bit<4>	bit<3>	bit<2>	bit<1>	bit<0>	
1	x	x	x	0	1	0	1	1
1	x	x	x	1	0	1	0	1

$$\begin{aligned} \text{ALUctr0} = & \text{ALUop1} \cdot \text{func3}' \cdot \text{func2} \cdot \text{func1}' \cdot \text{func0} \\ & + \text{ALUop1} \cdot \text{func3} \cdot \text{func2}' \cdot \text{func1} \cdot \text{func0}' \quad \text{any simple version?} \end{aligned}$$






# Exercise

- $F(A,B,C,D) = \text{SUM}(0,1,2,5,8,9,10,12,14)$

$$B'D' + A'C'D + B'C' + AD'$$



# The Resultant ALU Control Block



opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	xxxxxx	add	0010
sw	00	store word	xxxxxx	add	0010
beq	01	branch equal	xxxxxx	subtract	0110
R-type	10				
		add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111





# Outline


- Introduction to design a processor
- Analyze the instruction set
- Build the datapath
- A single-cycle implementation
- Control for the single-cycle CPU
  - Control of CPU operations
  - ALU controller
  - Main controller (step 5b)
- Add jump instruction





# Step 5b - The Main Control Unit

- Control signals derived from instruction





# Meaning of Main Control Signal


Signal name	Effect when deasserted	Effect when asserted
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, lower 16 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.





# Truth Table of Control Signals

Op code	000000	100011	101011	000100
R	1	0	x	x
RegDst	1	0	x	x
ALUSrc	0	1	1	0
MemtoReg	0	1	x	x
RegWrite	1	1	0	0
MemRead	0	1	0	0
MemWrite	0	0	1	0
Branch	0	0	0	1
ALUop1	1	0	0	0
ALUop0	0	0	0	1






# Truth Table for RegWrite

Op code	00 0000	10 0011	10 1011	00 0100
R-type		lw	sw	beq
RegWrite	1	1	0	0

$$\text{RegWrite} = \text{R-type} + \text{lw}$$


$$= \text{op5}' \cdot \text{op4}' \cdot \text{op3}' \cdot \text{op2}' \cdot \text{op1}' \cdot \text{op0}' \quad (\text{R-type})$$

$$+ \text{op5} \cdot \text{op4}' \cdot \text{op3}' \cdot \text{op2}' \cdot \text{op1} \cdot \text{op0} \quad (\text{lw})$$





# Programmable Logic Array Implementation of Main Control





# Outline


- Introduction to design a processor
- Analyze the instruction set (step 1)
- Build the datapath (steps 2, 3)
- A single-cycle implementation
- Control for the single-cycle CPU
  - Control of CPU operations
  - ALU controller
  - Main controller
- Add jump instruction






# Implementation of Jump

- Jump uses word address
- Update PC with concatenation of
  - Top 4 bits of old PC
  - 26-bit jump address
  - 00
- Need an extra control signal decoded from opcode






# The Extended Datapath Architecture (+ jump)





# The Full Control Logic





# Drawback of Single-Cycle Design

- Long cycle time
  - Cycle time must be long enough for the load instruction (the one with longest cycle time)  
PC's Clock-to-Q +  
Instruction Memory Access Time +  
Register File Access Time +  
ALU Delay (address calculation) +  
Data Memory Access Time +  
Register File Setup Time +  
Clock Skew
- Cycle time for load is much longer than needed for all other instructions





# Summary

- Single cycle datapath => CPI=1 and the Clock cycle time is long
- MIPS makes control easier
  - Instructions have the same size
  - Source registers are always in the same places
  - The Immediate has the same size and location
  - Operations are always on registers/immediates

