

۱- طراحی و شبیه سازی واحد ALU

ابتدا یک ماژول F.A. تک بیتی را به صورت زیر کد نویسی می کنیم :

```
1
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.NUMERIC_STD.ALL;
5
6 entity Full_Adder_1bit is
7     Port ( A : in  STD_LOGIC;
8           B : in  STD_LOGIC;
9           Sum : out STD_LOGIC;
10          Cin : in  STD_LOGIC;
11          Cout : out STD_LOGIC);
12 end Full_Adder_1bit;
13
14 architecture Behavioral of Full_Adder_1bit is
15
16 begin
17
18     Sum    <= A XOR B XOR Cin ;
19     Cout   <= (A AND B) OR (A AND Cin) OR (Cin AND B);
20
21 end Behavioral;
22
23
```

با استفاده از این تک ماژول F.A. ۸ بیتی را به صورت زیر کد نویسی می کنیم :

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity Full_Adder_8bit is
6      Port ( A : in  STD_LOGIC_VECTOR (7 downto 0);
7            B : in  STD_LOGIC_VECTOR (7 downto 0);
8            Sum : out STD_LOGIC_VECTOR (7 downto 0);
9            Cout : out STD_LOGIC;
10           Cin : in  STD_LOGIC);
11 end Full_Adder_8bit;
12
13 architecture Behavioral of Full_Adder_8bit is
14
15     COMPONENT Full_Adder_1bit
16     PORT(
17         A : IN std_logic;
18         B : IN std_logic;
19         Cin : IN std_logic;
20         Sum : OUT std_logic;
21         Cout : OUT std_logic
22     );
23     END COMPONENT;
24
25     signal Cary : std_logic_vector (6 downto 0) ;
26
27 begin

```

```

27 begin
28
29     Inst_Full_Adder_1bit_0: Full_Adder_1bit PORT MAP(
30         A =>A(0) ,
31         B =>B(0) ,
32         Sum =>Sum(0) ,
33         Cin =>Cin ,
34         Cout =>cary(0)
35     );
36     Inst_Full_Adder_1bit_1: Full_Adder_1bit PORT MAP(
37         A =>A(1) ,
38         B =>B(1) ,
39         Sum =>Sum(1) ,
40         Cin =>cary(0) ,
41         Cout =>cary(1)
42     );
43     Inst_Full_Adder_1bit_2: Full_Adder_1bit PORT MAP(
44         A =>A(2) ,
45         B =>B(2) ,
46         Sum =>Sum(2) ,
47         Cin =>cary(1) ,
48         Cout =>cary(2)
49     );
50     Inst_Full_Adder_1bit_3: Full_Adder_1bit PORT MAP(
51         A =>A(3) ,
52         B =>B(3) ,
53         Sum =>Sum(3) ,
54         Cin =>Cary(2) ,
55         Cout =>cary(3)
56     );

```

```

57     Inst_Full_Adder_1bit_4: Full_Adder_1bit PORT MAP(
58     A =>A(4) ,
59     B =>B(4) ,
60     Sum =>Sum(4) ,
61     Cin =>cary(3) ,
62     Cout =>cary(4)
63 );
64     Inst_Full_Adder_1bit_5: Full_Adder_1bit PORT MAP(
65     A =>A(5) ,
66     B =>B(5) ,
67     Sum =>Sum(5) ,
68     Cin =>cary(4) ,
69     Cout =>cary(5)
70 );
71     Inst_Full_Adder_1bit_6: Full_Adder_1bit PORT MAP(
72     A =>A(6) ,
73     B =>B(6) ,
74     Sum =>Sum(6) ,
75     Cin =>cary(5) ,
76     Cout =>cary(6)
77 );
78     Inst_Full_Adder_1bit_7: Full_Adder_1bit PORT MAP(
79     A =>A(7) ,
80     B =>B(7) ,
81     Sum =>Sum(7) ,
82     Cin =>cary(6) ,
83     Cout =>Cout
84 );
85
86
87 end Behavioral;

```

ساب ماژول شیفت به راست :

```

1
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.NUMERIC_STD.ALL;
5
6 entity Shift_R_8bit is
7     Port ( A : in  STD_LOGIC_VECTOR (7 downto 0);
8           ShiftA : out  STD_LOGIC_VECTOR (7 downto 0) ;
9           Cout : out  STD_LOGIC
10    );
11 end Shift_R_8bit;
12
13 architecture Behavioral of Shift_R_8bit is
14
15 begin
16     ShiftA(7)<='0' ;
17     ShiftA(6)<=A(7) ;
18     ShiftA(5)<=A(6) ;
19     ShiftA(4)<=A(5) ;
20     ShiftA(3)<=A(4) ;
21     ShiftA(2)<=A(3) ;
22     ShiftA(1)<=A(2) ;
23     ShiftA(0)<=A(1) ;
24     Cout<=A(0) ;
25
26 end Behavioral;
27
28

```

ساب ماژول شیفت به چپ :

```

1
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.NUMERIC_STD.ALL;
5
6 entity Shift_L_8bit is
7     Port ( A : in  STD_LOGIC_VECTOR (7 downto 0);
8           ShiftA : out  STD_LOGIC_VECTOR (7 downto 0);
9           Cout : out  STD_LOGIC);
10 end Shift_L_8bit;
11
12 architecture Behavioral of Shift_L_8bit is
13
14 begin
15
16     ShiftA(0) <= '0' ;
17     ShiftA(1) <= A(0) ;
18     ShiftA(2) <= A(1) ;
19     ShiftA(3) <= A(2) ;
20     ShiftA(4) <= A(3) ;
21     ShiftA(5) <= A(4) ;
22     ShiftA(6) <= A(5) ;
23     ShiftA(7) <= A(6) ;
24     Cout <= A(7) ;
25
26 end Behavioral;
27
28

```

در اینجا ما بیتی که به بیرون از ۸ بیت انتقال می یابد را در بیت کری قرار دادیم.

با اضافه کردن ساب ماژول های زیر واحد ALU را تکمیل می کنیم :

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity ALU is
7     Port ( DR1 : in  STD_LOGIC_VECTOR (7 downto 0);
8           DR2 : in  STD_LOGIC_VECTOR (7 downto 0);
9           OPCODE : in  STD_LOGIC_VECTOR (3 downto 0);
10          Cin : in  STD_LOGIC;
11          AC : out  STD_LOGIC_VECTOR (7 downto 0);
12          Cout : out  STD_LOGIC);
13 end ALU;
14
15 architecture Behavioral of ALU is
16
17     COMPONENT Full_Adder_8bit
18     PORT(
19         A : IN std_logic_vector(7 downto 0);
20         B : IN std_logic_vector(7 downto 0);
21         Cin : IN std_logic;
22         Sum : OUT std_logic_vector(7 downto 0);
23         Cout : OUT std_logic
24     );
25     END COMPONENT;
26
27     COMPONENT Shift_R_8bit
28     PORT(
29         A : IN std_logic_vector(7 downto 0);
30         ShiftA : OUT std_logic_vector(7 downto 0);
31         Cout : OUT std_logic

```

```

32     );
33     END COMPONENT;
34
35     COMPONENT Shift_L_8bit
36     PORT(
37         A : IN std_logic_vector(7 downto 0);
38         ShiftA : OUT std_logic_vector(7 downto 0);
39         Cout : OUT std_logic
40     );
41     END COMPONENT;
42
43     Signal ADD1 : std_logic_vector (7 downto 0 ) ;
44     Signal temp : std_logic_vector (7 downto 0 ) ;
45     Signal Cout1 : std_logic ;
46     Signal ShiftR : std_logic_vector (7 downto 0 ) ;
47     Signal ShiftL : std_logic_vector (7 downto 0 ) ;
48     Signal CoutR : std_logic ;
49     Signal CoutL : std_logic ;
50     Signal cin1 : std_logic ;
51
52
53 begin
54
55 AC  <=ADD1 When OPCODE="0000" OR OPCODE="0001" OR OPCODE="0010" OR (OPCODE="0011
56     DR1 AND DR2 When OPCODE="0100" ELSE
57     DR1 OR DR2 When OPCODE="0101" ELSE
58     DR1 XOR DR2 When OPCODE="0110" ELSE
59     NOT DR1 When OPCODE="0111" ELSE
60     ShiftR When (OPCODE and "1100")="1000" ELSE
61     ShiftL When (OPCODE and "1100")="1100" ELSE
62     "ZZZZZZZZ" ;
63

```

```

64 Cout <=Cout1 When OPCODE="0000" OR OPCODE="0001" OR OPCODE="0010" OR OPCODE="00
65     CoutR When (OPCODE and "1100")="1000" ELSE
66     CoutL When (OPCODE and "1100")="1100" ELSE
67     'Z' ;
68 Cin1 <= Cin when OPCODE="0000" OR OPCODE="0001" OR OPCODE="0010" else
69     '0' ;
70 temp <="00000000" when OPCODE="0000" else
71     DR2 when OPCODE="0001" else
72     NOT DR2 when OPCODE="0010" else
73     "11111111" when OPCODE="0011"else
74     "00000000" ;
75
76
77     Inst_Full_Adder_8bit_1: Full_Adder_8bit PORT MAP(
78         A =>DR1 ,
79         B =>temp ,
80         Sum =>ADD1 ,
81         Cout =>Cout1 ,
82         Cin =>Cin1
83     );
84     Inst_Shift_R_8bit: Shift_R_8bit PORT MAP(
85         A =>DR1 ,
86         ShiftA =>ShiftR ,
87         Cout =>CoutR
88     );
89     Inst_Shift_L_8bit: Shift_L_8bit PORT MAP(
90         A =>DR1 ,
91         ShiftA =>ShiftL ,
92         Cout =>CoutL
93     );

```

```

94
95
96
97 |
98 end Behavioral;
99
100

```

توضیحات :

برای اجرای اعمال منطقی از عملگر های آن مانند گزارش قبل استفاده می کنیم . برای اعمال جمع و تفریق از واحد F.A.8bits استفاده می کنیم بدین صورت که مقدار ورودی اول DR1 می باشد و مقدار ورودی دوم را با متغیر temp با توجه به opcode انتخاب میکنیم . همچنین مقدار cin را در یکی از حالت ها باید برابر با صفر باشد را جدا کرده ایم. اعمال منطقی شیفت هم تنها به تاپ ماژول اضافه شده اند و با توجه به opcode اعمال می شوند.

شبیه سازی :

کد زیر را برای شبیه سازی می نویسیم :

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  ENTITY ALU_test IS
7  END ALU_test;
8
9  ARCHITECTURE behavior OF ALU_test IS
10
11      -- Component Declaration for the Unit Under Test (UUT)
12
13      COMPONENT ALU
14      PORT(
15          DR1 : IN  std_logic_vector(7 downto 0);
16          DR2 : IN  std_logic_vector(7 downto 0);
17          OPCODE : IN  std_logic_vector(3 downto 0);
18          Cin : IN  std_logic;
19          AC : OUT std_logic_vector(7 downto 0);
20          Cout : OUT std_logic
21      );
22      END COMPONENT;
23
24
25      --Inputs
26      signal DR1 : std_logic_vector(7 downto 0) := (others => '0');
27      signal DR2 : std_logic_vector(7 downto 0) := (others => '0');
28      signal OPCODE : std_logic_vector(3 downto 0) := (others => '0');
29      signal Cin : std_logic := '0';
30
31      --Outputs
32      signal AC : std logic vector(7 downto 0);

```

```

33     signal Cout : std_logic;
34     -- No clocks detected in port list. Replace <clock> below with
35     -- appropriate port name
36
37
38 BEGIN
39
40     -- Instantiate the Unit Under Test (UUT)
41     uut: ALU PORT MAP (
42         DR1 => DR1,
43         DR2 => DR2,
44         OPCODE => OPCODE,
45         Cin => Cin,
46         AC => AC,
47         Cout => Cout
48     );
49
50
51     -- Stimulus process
52     stim_proc: process
53     begin
54         -- hold reset state for 100 ns.
55         wait for 100 ns;
56
57         -- insert stimulus here
58
59         OPCODE<="0000" ;
60         Cin<='1' ;
61         DR1<="00111000" ;
62         DR2<="01010101" ;
63         wait for 100 ns;
64

```

```

65         OPCODE<="0000" ;
66         Cin<='1' ;
67         DR1<="00111000" ;
68         DR2<="01010101" ;
69         wait for 100 ns;
70
71         OPCODE<="0001" ;
72         Cin<='0' ;
73         DR1<="00111000" ;
74         DR2<="01010101" ;
75         wait for 100 ns;
76
77         OPCODE<="0001" ;
78         Cin<='1' ;
79         DR1<="00111000" ;
80         DR2<="01010101" ;
81         wait for 100 ns;
82
83         OPCODE<="0010" ;
84         Cin<='0' ;
85         DR1<="00111000" ;
86         DR2<="01010101" ;
87         wait for 100 ns;
88
89         OPCODE<="0010" ;
90         Cin<='1' ;
91         DR1<="00111000" ;
92         DR2<="01010101" ;
93         wait for 100 ns;
94
95         OPCODE<="0011" ;
96         Cin<='1' ;


```

```

97      DR1<="00111000" ;
98      DR2<="01010101" ;
99      wait for 100 ns;
100
101      OPCODE<="1011" ;
102      Cin<='1' ;
103      DR1<="00111000" ;
104      DR2<="01010101" ;
105      wait for 100 ns;
106
107      OPCODE<="1111" ;
108      Cin<='0' ;
109      DR1<="00111000" ;
110      DR2<="01010101" ;
111      wait for 100 ns;
112
113      wait;
114      end process;
115
116      END;
117

```

خروجی مشاهده شده :



همانطور که مشاهده می کنیم (بررسی هر مورد جداگانه صورت گرفته است) کد به درستی عمل می کند.

۲- طراحی bus

در اینجا ما باس را به صورت هاروارد طراحی می کنیم . در اینجا ورودی سیگنال های کنترلی برای data با selectbusdata مشخص شده است و هر کدام از واحد ها را مقادیر داده آن ها را بر روی باس دیتا قرار می گیرد.

برای بخش ادرس هم که مختص رم ها می باشد نیز چون رم داده ادرس را می خواند و CPU ادرس را تولید می کند باس را به صورت خروجی در نظر گرفته ایم که به واحد های ادرس رم ها وارد می شود .

(البته این پیاده سازی خیلی کامل نشده است و نیاز به داده های بیشتر برای طراحی می باشد . مثلاً ما در اینجا خروجی واحد ها را به صورت پورت تعریف کرده ایم در صورت که هر واحد یک بافر ورودی و یک بافر خروجی دارد و به صورت خودکار هنگام خواندن از بافر خروجی و هنگام نوشتن در بافر ورودی می نویسیم (در معماری های جدید)

کد نوشته شده :


```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity BUS_8bit_Harvard is
6      Port ( SelectBusData : in  STD_LOGIC_VECTOR (4 downto 0);
7            SelectBusAddress : in  STD_LOGIC_VECTOR (3 downto 0);
8            BusData : buffer STD_LOGIC_VECTOR (7 downto 0);
9            BusADDRESS : in  STD_LOGIC_VECTOR (7 downto 0);
10           ALU_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
11           AC_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
12           DR_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
13           AR_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
14           PR_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
15           IR_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
16           RAM_00_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
17           RAM_01_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
18           RAM_02_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
19           RAM_03_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
20           RAM_04_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
21           RAM_05_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
22           RAM_06_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
23           RAM_07_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
24           ROM_00_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
25           ROM_01_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
26           ROM_02_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
27           ROM_03_PORT : in  STD_LOGIC_VECTOR (7 downto 0) ;
28           RAM_00_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
29           RAM_01_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
30           RAM_02_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
31           RAM_03_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
32           RAM_04_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
33           RAM_05_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
34           RAM_06_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
35           RAM_07_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
36           ROM_00_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
37           ROM_01_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
38           ROM_02_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
39           ROM_03_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
40       );
41  end BUS_8bit_Harvard;
42
43  architecture Behavioral of BUS_8bit_Harvard is
44
45  begin
46
47      BusData <= RAM_00_PORT When SelectBusData = "00000" Else
48          RAM_01_PORT When SelectBusData = "00001" Else
49          RAM_02_PORT When SelectBusData = "00010" Else
50          RAM_03_PORT When SelectBusData = "00011" Else
51          RAM_04_PORT When SelectBusData = "00100" Else
52          RAM_05_PORT When SelectBusData = "00101" Else
53          RAM_06_PORT When SelectBusData = "00110" Else
54          RAM_07_PORT When SelectBusData = "00111" Else
55          ROM_00_PORT When SelectBusData = "01000" Else
56          ROM_01_PORT When SelectBusData = "01001" Else
57          ROM_02_PORT When SelectBusData = "01010" Else
58          ROM_03_PORT When SelectBusData = "01011" Else
59          ALU_PORT When SelectBusData = "01100" Else
60          AC_PORT When SelectBusData = "01101" Else
61          DR_PORT When SelectBusData = "01110" Else
62          AR_PORT When SelectBusData = "01111" Else
63          PR_PORT When SelectBusData = "10000" Else
64

```

```

65         IR_PORT When SelectBusData = "10001" Else
66         "ZZZZZZZZ" ;|
67
68         RAM_00_PORT_Address<=BusAddress When SelectBusAddress = "0000" ;
69         RAM_01_PORT_Address<=BusAddress When SelectBusAddress = "0001" ;
70         RAM_02_PORT_Address<=BusAddress When SelectBusAddress = "0010" ;
71         RAM_03_PORT_Address<=BusAddress When SelectBusAddress = "0011" ;
72         RAM_04_PORT_Address<=BusAddress When SelectBusAddress = "0100" ;
73         RAM_05_PORT_Address<=BusAddress When SelectBusAddress = "0101" ;
74         RAM_06_PORT_Address<=BusAddress When SelectBusAddress = "0110" ;
75         RAM_07_PORT_Address<=BusAddress When SelectBusAddress = "0111" ;
76         ROM_00_PORT_Address<=BusAddress When SelectBusAddress = "1000" ;
77         ROM_01_PORT_Address<=BusAddress When SelectBusAddress = "1001" ;
78         ROM_02_PORT_Address<=BusAddress When SelectBusAddress = "1010" ;
79         ROM_03_PORT_Address<=BusAddress When SelectBusAddress = "1011" ;
80
81
82     end Behavioral;
83
84

```

شبيه سازی :

```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.ALL;
4  USE ieee.numeric_std.ALL;
5
6  ENTITY test IS
7  END test;
8
9  ARCHITECTURE behavior OF test IS
10
11      -- Component Declaration for the Unit Under Test (UUT)
12
13      COMPONENT BUS_8bit_Harvard
14      PORT(
15          SelectBusData : IN  std_logic_vector(4 downto 0);
16          SelectBusAddress : IN  std_logic_vector(3 downto 0);
17          BusData : Buffer std_logic_vector(7 downto 0);
18          BusADDRESS : IN  std_logic_vector(7 downto 0);
19          ALU_PORT : IN  std_logic_vector(7 downto 0);
20          AC_PORT : IN  std_logic_vector(7 downto 0);
21          DR_PORT : IN  std_logic_vector(7 downto 0);
22          AR_PORT : IN  std_logic_vector(7 downto 0);
23          PR_PORT : IN  std_logic_vector(7 downto 0);
24          IR_PORT : IN  std_logic_vector(7 downto 0);
25          RAM_00_PORT : IN  std_logic_vector(7 downto 0);
26          RAM_01_PORT : IN  std_logic_vector(7 downto 0);
27          RAM_02_PORT : IN  std_logic_vector(7 downto 0);
28          RAM_03_PORT : IN  std_logic_vector(7 downto 0);
29          RAM_04_PORT : IN  std_logic_vector(7 downto 0);
30          RAM_05_PORT : IN  std_logic_vector(7 downto 0);
31          RAM_06_PORT : IN  std_logic_vector(7 downto 0);
32          RAM_07_PORT : IN  std_logic_vector(7 downto 0);

```

```

33     ROM_00_PORT : IN  std_logic_vector(7 downto 0);
34     ROM_01_PORT : IN  std_logic_vector(7 downto 0);
35     ROM_02_PORT : IN  std_logic_vector(7 downto 0);
36     ROM_03_PORT : IN  std_logic_vector(7 downto 0);
37     RAM_00_PORT_Address : Buffer std_logic_vector(7 downto 0);
38     RAM_01_PORT_Address : Buffer std_logic_vector(7 downto 0);
39     RAM_02_PORT_Address : Buffer std_logic_vector(7 downto 0);
40     RAM_03_PORT_Address : Buffer std_logic_vector(7 downto 0);
41     RAM_04_PORT_Address : Buffer std_logic_vector(7 downto 0);
42     RAM_05_PORT_Address : Buffer std_logic_vector(7 downto 0);
43     RAM_06_PORT_Address : Buffer std_logic_vector(7 downto 0);
44     RAM_07_PORT_Address : Buffer std_logic_vector(7 downto 0);
45     ROM_00_PORT_Address : Buffer std_logic_vector(7 downto 0);
46     ROM_01_PORT_Address : Buffer std_logic_vector(7 downto 0);
47     ROM_02_PORT_Address : Buffer std_logic_vector(7 downto 0);
48     ROM_03_PORT_Address : Buffer std_logic_vector(7 downto 0)
49 );
50 END COMPONENT;
51
52
53 --Inputs
54 signal SelectBusData : std_logic_vector(4 downto 0) := (others => 'Z');
55 signal SelectBusAddress : std_logic_vector(3 downto 0) := (others => 'Z');
56 signal BusADDRESS : std_logic_vector(7 downto 0) := (others => 'Z');
57 signal ALU_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
58 signal AC_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
59 signal DR_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
60 signal AR_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
61 signal PR_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
62 signal IR_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
63 signal RAM_00_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
64 signal RAM_01_PORT : std_logic_vector(7 downto 0) := (others => 'Z');

```

```

65 signal RAM_02_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
66 signal RAM_03_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
67 signal RAM_04_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
68 signal RAM_05_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
69 signal RAM_06_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
70 signal RAM_07_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
71 signal ROM_00_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
72 signal ROM_01_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
73 signal ROM_02_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
74 signal ROM_03_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
75
76 --Outputs
77 signal BusData : std_logic_vector(7 downto 0);
78 signal RAM_00_PORT_Address : std_logic_vector(7 downto 0);
79 signal RAM_01_PORT_Address : std_logic_vector(7 downto 0);
80 signal RAM_02_PORT_Address : std_logic_vector(7 downto 0);
81 signal RAM_03_PORT_Address : std_logic_vector(7 downto 0);
82 signal RAM_04_PORT_Address : std_logic_vector(7 downto 0);
83 signal RAM_05_PORT_Address : std_logic_vector(7 downto 0);
84 signal RAM_06_PORT_Address : std_logic_vector(7 downto 0);
85 signal RAM_07_PORT_Address : std_logic_vector(7 downto 0);
86 signal ROM_00_PORT_Address : std_logic_vector(7 downto 0);
87 signal ROM_01_PORT_Address : std_logic_vector(7 downto 0);
88 signal ROM_02_PORT_Address : std_logic_vector(7 downto 0);
89 signal ROM_03_PORT_Address : std_logic_vector(7 downto 0);
90 -- No clocks detected in port list. Replace <clock> below with
91 -- appropriate port name
92
93 BEGIN
94
95     -- Instantiate the Unit Under Test (UUT)
96     uut: BUS_8bit_Harvard PORT MAP (

```

```
97      SelectBusData => SelectBusData,
98      SelectBusAddress => SelectBusAddress,
99      BusData => BusData,
100     BusADDRESS => BusADDRESS,
101     ALU_PORT => ALU_PORT,
102     AC_PORT => AC_PORT,
103     DR_PORT => DR_PORT,
104     AR_PORT => AR_PORT,
105     PR_PORT => PR_PORT,
106     IR_PORT => IR_PORT,
107     RAM_00_PORT => RAM_00_PORT,
108     RAM_01_PORT => RAM_01_PORT,
109     RAM_02_PORT => RAM_02_PORT,
110     RAM_03_PORT => RAM_03_PORT,
111     RAM_04_PORT => RAM_04_PORT,
112     RAM_05_PORT => RAM_05_PORT,
113     RAM_06_PORT => RAM_06_PORT,
114     RAM_07_PORT => RAM_07_PORT,
115     ROM_00_PORT => ROM_00_PORT,
116     ROM_01_PORT => ROM_01_PORT,
117     ROM_02_PORT => ROM_02_PORT,
118     ROM_03_PORT => ROM_03_PORT,
119     RAM_00_PORT_Address => RAM_00_PORT_Address,
120     RAM_01_PORT_Address => RAM_01_PORT_Address,
121     RAM_02_PORT_Address => RAM_02_PORT_Address,
122     RAM_03_PORT_Address => RAM_03_PORT_Address,
123     RAM_04_PORT_Address => RAM_04_PORT_Address,
124     RAM_05_PORT_Address => RAM_05_PORT_Address,
125     RAM_06_PORT_Address => RAM_06_PORT_Address,
126     RAM_07_PORT_Address => RAM_07_PORT_Address,
127     ROM_00_PORT_Address => ROM_00_PORT_Address,
128     ROM_01_PORT_Address => ROM_01_PORT_Address,
```

```

129         ROM_02_PORT_Address => ROM_02_PORT_Address,
130         ROM_03_PORT_Address => ROM_03_PORT_Address
131     );
132
133
134     -- Stimulus process
135     stim_proc: process
136     begin
137         -- hold reset state for 100 ns.
138         wait for 100 ns;
139
140         SelectBusData<="00000" ;
141         RAM_00_PORT<="10101010" ;
142         wait for 100 ns;
143         SelectBusData<="00001" ;
144         RAM_01_PORT<="11110000" ;
145         wait for 100 ns;
146         SelectBusData<="00010" ;
147         RAM_02_PORT<="00001111" ;
148         wait for 100 ns;
149         SelectBusAddress<="0010" ;
150         BusAddress<="00001111" ;
151         wait for 100 ns;
152         SelectBusAddress<="0110" ;
153         BusAddress<="00111111" ;
154         wait for 100 ns;
155         SelectBusAddress<="0111" ;
156         BusAddress<="00100011" ;
157         wait for 100 ns;
158         SelectBusAddress<="1000" ;
159         BusAddress<="00111001" ;
160         wait for 100 ns;

```


```

161
162
163
164         -- insert stimulus here
165
166         wait;
167     end process;
168
169 END;
170

```


خروجی مشاهده شده :

برای باس داده :



در اینجا مشاهده می کنیم با تغییر select مقادیر موجود در پورت ها بر روی باس قرار می گیرد.

برای باس آدرس :



در اینجا مشاهده می کنیم با تغییر select مقادیر موجود در باس بر روی پورت ادرس رم ها قرار می گیرد.