۱- طراحی و شبیه سازی واحد ALU

ابتدا یک ماژول .F.A تک بیتی را به صورت زیر کد نویسی می کنیم :

```
2 library IEEE;
 3 use IEEE.STD LOGIC 1164.ALL;
 4 use IEEE.NUMERIC_STD.ALL;
 6 entity Full_Adder_1bit is
       Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
                 Sum : out STD_LOGIC;
Cin : in STD_LOGIC;
9
10
                 Cout : out STD_LOGIC);
11
12 end Full_Adder_1bit;
13
14 architecture Behavioral of Full_Adder_1bit is
15
16 begin
17
       Sum <= A XOR B XOR Cin ;
Cout <= (A AND B) OR (A AND Cin) OR (Cin AND B);
18
19
20
21 end Behavioral;
22
23
```

با استفاده از این تک ماژول . ۴.A بیتی را به صورت زیر کد نویسی می کنیم :

```
Slibrary IEEE;
 1
    use IEEE STD LOGIC 1164 ALL:
 3 use IEEE.NUMERIC STD.ALL;
   entity Full_Adder_8bit is
 5
         Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
    B : in STD_LOGIC_VECTOR (7 downto 0);
 6
 7
                Sum : out STD LOGIC VECTOR (7 downto 0);
 8
                Cout : out STD LOGIC;
 9
                Cin : in STD_LOGIC);
10
11 end Full_Adder_8bit;
12
13 architecture Behavioral of Full Adder 8bit is
14
15
        COMPONENT Full Adder 1bit
16
        PORT (
           A : IN std_logic;
17
18
           B : IN std logic;
           Cin : IN std_logic;
19
20
           Sum : OUT std logic;
           Cout : OUT std_logic
21
22
           );
        END COMPONENT;
23
24
        Signal Cary : std_logic_vector (6 downto 0) ;
25
26
27 begin
```

```
27 begin
28
29
       Inst_Full_Adder_1bit_0: Full_Adder_1bit PORT MAP(
30
          A => A(0),
          B \Rightarrow B(0),
31
32
          Sum => Sum(0)
33
          Cin =>Cin ,
          Cout =>cary(0)
34
35
36
           Inst Full Adder 1bit 1: Full Adder 1bit PORT MAP(
37
          A => A(1),
          B \Rightarrow B(1),
38
39
          Sum => Sum(1),
40
          Cin => cary(0) ,
41
          Cout =>cary(1)
42
43
          Inst_Full_Adder_1bit_2: Full_Adder_1bit PORT MAP(
44
          A => A(2),
45
          B => B(2)
          sum => sum(2),
46
47
          Cin => cary(1) ,
          Cout =>cary(2)
48
49
       );
50
          Inst_Full_Adder_1bit_3: Full_Adder_1bit PORT MAP(
          A => A(3),
51
52
          B \Rightarrow B(3),
53
          Sum => Sum(3),
54
          Cin => Cary(2) ,
55
          Cout =>cary(3)
56 );
```

```
Inst Full Adder 1bit 4: Full Adder 1bit PORT MAP(
57
58
           A => A(4),
          B => B(4),
59
60
          Sum => Sum(4),
61
          Cin =>cary(3)
62
          Cout =>cary(4)
63
           Inst Full Adder 1bit 5: Full Adder 1bit PORT MAP(
64
65
          A => A(5),
          B => B(5)
66
67
           Sum => Sum(5),
           Cin => cary(4) ,
68
69
           Cout =>cary(5)
70
           Inst Full Adder 1bit 6: Full Adder 1bit PORT MAP(
71
72
           A => A(6),
          B => B(6),
73
74
          Sum => Sum(6),
          Cin =>cary(5)
75
76
           Cout =>cary(6)
77
       );
78
          Inst Full Adder 1bit 7: Full Adder 1bit PORT MAP(
79
          A => A(7),
80
          B \Rightarrow B(7)
          sum => sum(7),
81
82
          Cin => cary(6) ,
83
           Cout =>Cout
       );
84
85
86
87 end Behavioral;
```

ساب ماژول شیفت به راست:

```
1
2 library IEEE;
3 use IEEE.STD LOGIC 1164.ALL;
4 use IEEE.NUMERIC_STD.ALL;
6 entity Shift_R_8bit is
       7
8
             Cout : out STD_LOGIC
g
10
        );
11 end Shift_R_8bit;
12
13 architecture Behavioral of Shift_R_8bit is
14
15 begin
      ShiftA(7)<='0';
16
17
      ShiftA(6) \le A(7);
      ShiftA(5) \le A(6);
18
      ShiftA(4) \le A(5);
19
20
      ShiftA(3) \le A(4);
      ShiftA(2)<=A(3);
21
22
      ShiftA(1) \le A(2);
23
     ShiftA(0) \le A(1);
24
      Cout <= A(0);
25
26 end Behavioral;
27
28
```

```
1
 2 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
   use IEEE NUMERIC STD ALL;
   entity Shift_L_8bit is
 6
       7
 8
              Cout : out STD LOGIC);
10
   end Shift L 8bit;
11
12
   architecture Behavioral of Shift L 8bit is
13
14 begin
15
      ShiftA(0) <= '0';
16
17
      ShiftA(1) \le A(0);
      ShiftA(2) \le A(1);
18
      ShiftA(3) \le A(2);
19
      ShiftA(4) \le A(3);
20
21
      ShiftA(5) \le A(4)
      ShiftA(6) \le A(5);
22
23
      ShiftA(7) <= A(6);
24
      Cout<=A(7);
25
26
   end Behavioral;
27
28
```

در اینجا ما بیتی که به بیرون از ۸ بیت انتقال می یابد را در بیت کری قرار دادیم.

با اضافه کردن ساب ماژول های زیر واحد ALU را تکمیل می کنیم :

```
1 library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3 use IEEE.NUMERIC STD.ALL;
   use IEEE.STD LOGIC UNSIGNED.ALL;
6
   entity ALU is
       7
8
9
              OPCODE : in STD LOGIC VECTOR (3 downto 0);
              Cin : in STD LOGIC;
10
              AC : out STD LOGIC VECTOR (7 downto 0);
11
12
              Cout : out STD LOGIC);
13 end ALU;
14
15 architecture Behavioral of ALU is
16
      COMPONENT Full_Adder_8bit
17
18
      PORT (
         A : IN std_logic_vector(7 downto 0);
19
         B : IN std logic vector(7 downto 0);
20
21
         Cin : IN std_logic;
         Sum : OUT std logic vector(7 downto 0);
22
         Cout : OUT std logic
23
24
         );
25
      END COMPONENT;
26
      COMPONENT Shift R 8bit
27
28
      PORT (
29
         A : IN std logic vector(7 downto 0);
30
         ShiftA : OUT std_logic_vector(7 downto 0);
       Cout : OUT std logic
```

```
32
          );
33
        END COMPONENT;
34
        COMPONENT Shift L 8bit
35
36
        PORT (
37
           A : IN std logic vector(7 downto 0);
           ShiftA : OUT std logic vector(7 downto 0);
38
39
           Cout : OUT std logic
40
          );
41
       END COMPONENT;
42
        Signal ADD1 : std logic vector (7 downto 0 ) ;
43
44
        Signal temp : std_logic_vector (7 downto 0 ) ;
45
        Signal Cout1 : std_logic ;
       Signal ShiftR : std_logic_vector (7 downto 0 ) ;
Signal ShiftL : std_logic_vector (7 downto 0 ) ;
46
47
        Signal CoutR : std logic ;
48
        Signal CoutL : std_logic ;
49
50
        Signal cin1 : std logic ;
51
52
53 begin
54
55 AC <=ADD1 When OPCODE="0000" OR OPCODE="0001" OR OPCODE="0010" OR (OPCODE="0011
           DR1 AND DR2 When OPCODE="0100" ELSE
56
           DR1 OR DR2 When OPCODE="0101" ELSE
57
           DR1 XOR DR2 When OPCODE="0110" ELSE
58
59
           NOT DR1 When OPCODE="0111" ELSE
           ShiftR When (OPCODE and "1100") = "1000" ELSE
60
           ShiftL When (OPCODE and "1100") = "1100" ELSE
61
62
           "ZZZZZZZ";
63
   Cout <=Cout1 When OPCODE="0000" OR OPCODE="0001" OR OPCODE="0010" OR OPCODE="00
          CoutR When (OPCODE and "1100") = "1000" ELSE
65
66
```

```
CoutL When (OPCODE and "1100") = "1100" ELSE
          'Z';
67
68 Cin1 <= Cin when OPCODE="0000" OR OPCODE="0001" OR OPCODE="0010" else
          '0';
69
70 temp <="00000000" when OPCODE="0000" else
71
          DR2 when OPCODE="0001" else
          NOT DR2 when OPCODE="0010" else
72
73
          "11111111" when OPCODE="0011"else
          "00000000";
74
75
76
77
          Inst Full Adder 8bit 1: Full Adder 8bit PORT MAP(
78
          A => DR1 ,
          B =>temp
79
80
          sum =>ADD1
81
          Cout =>Cout1 ,
          Cin =>Cin1
82
83
      );
84
          Inst Shift R 8bit: Shift R 8bit PORT MAP(
85
          A => DR1 ,
86
          ShiftA =>ShiftR ,
87
          Cout =>CoutR
88
      );
          Inst Shift L 8bit: Shift L 8bit PORT MAP(
89
911
          A => DR1 ,
91
          ShiftA =>ShiftL ,
92
          Cout =>CoutL
93
      );
```

```
94
95
96
97 |
98 end Behavioral;
99
```

توضيحات:

برای اجرای اعمال منطقی از عملگر های آن مانند گزارش قبل استفاده می کنیم . برای اعمال جمع و تفریق از واحد F.A.8bits استفاده می کنیم بدین صورت که مقدار ورودی اول DR1 می باشد و مقدار ورودی دوم را با متغییر temp با توجه به opcode انتخاب میکنیم . همچنین مقدار cin را در یکی از حالت ها باید برابر با صفر باشد را جدا کرده ایم. اعمال منطقی شیفت هم تنها به تاپ ماژول اضافه شده اند و با توجه به opcode اعمال می شوند.

شبیه سازی:

کد زیر را برای شبیه سازی می نویسیم:


```
1 LIBRARY ieee;
 2 USE ieee std logic 1164.ALL;
 3 USE ieee.numeric std.ALL;
 4 use IEEE.STD LOGIC UNSIGNED.ALL;
 6 ENTITY ALU test IS
 7 END ALU_test;
 9 ARCHITECTURE behavior OF ALU test IS
10
11
        -- Component Declaration for the Unit Under Test (UUT)
12
13
       COMPONENT ALU
        PORT (
14
             DR1 : IN std logic vector(7 downto 0);
15
             DR2 : IN std_logic_vector(7 downto 0);
16
             OPCODE : IN std logic vector(3 downto 0);
17
            Cin : IN std_logic;
            AC : OUT std_logic_vector(7 downto 0);
19
20
            Cout : OUT std logic
           );
21
       END COMPONENT;
22
23
24
25
       --Inputs
       signal DR1 : std logic vector(7 downto 0) := (others => '0');
26
27
       signal DR2 : std logic vector(7 downto 0) := (others => '0');
       signal OPCODE : std_logic_vector(3 downto 0) := (others => '0');
28
29
       signal Cin : std_logic := '0';
30
31
32
      signal AC : std logic vector(7 downto 0);
```

```
33
       signal Cout : std logic;
       -- No clocks detected in port list. Replace <clock> below with
34
       -- appropriate port name
35
36
37
38 BEGIN
39
       -- Instantiate the Unit Under Test (UUT)
      uut: ALU PORT MAP (
41
42
              DR1 => DR1,
              DR2 => DR2,
43
             OPCODE => OPCODE,
44
45
             Cin => Cin,
             AC \Rightarrow AC
46
47
             Cout => Cout
           );
48
49
50
51
       -- Stimulus process
52
       stim proc: process
53
      begin
54
          -- hold reset state for 100 ns.
         wait for 100 ns;
55
56
57
          -- insert stimulus here
58
          OPCODE<="0000";
59
          Cin<='1';
60
          DR1<="00111000";
61
          DR2<="01010101";
62
63
          wait for 100 ns;
64
```

```
65
         OPCODE<="0000";
         Cin<='1';
66
         DR1<="00111000";
67
68
         DR2<="01010101";
         wait for 100 ns;
69
70
         OPCODE<="0001";
71
         Cin<='0';
72
73
         DR1<="00111000";
         DR2<="01010101";
74
75
         wait for 100 ns;
76
77
         OPCODE<="0001";
         Cin<='1';
78
         DR1<="00111000";
79
80
         DR2<="01010101";
         wait for 100 ns;
81
82
         OPCODE<="0010";
83
         Cin<='0';
84
         DR1<="00111000";
85
         DR2<="01010101";
86
87
         wait for 100 ns;
88
89
         OPCODE<="0010";
         Cin<='1';
90
91
         DR1<="00111000";
         DR2<="01010101";
92
93
         wait for 100 ns;
94
95
         OPCODE<="0011";
96
         Cin<='1';
```

```
DR1<="00111000";
97
 98
           DR2<="01010101";
99
           wait for 100 ns;
100
           OPCODE<="1011";
101
           Cin<='1';
102
           DR1<="00111000";
103
104
           DR2<="01010101";
105
           wait for 100 ns;
106
107
           OPCODE<="11111";
           Cin<='0|';
108
           DR1<="00111000";
109
           DR2<="01010101";
110
111
           wait for 100 ns;
112
           wait:
113
114
        end process;
115
116 END;
117
```

خروجی مشاهده شده :



همانطور که مشاهده می کنیم (بررسی هر مورد جداگانه صورت گرفته است) کد به درستی عمل می کند.

۲- طراحی bus

در اینجا ما باس را به صورت هاروارد طراحی می کنیم . در اینجا ورودی سیگنال های کنترلی برای data با selectbusdata مشخص شده است و هر کدام از واحد ها را مقادیر داده آن ها را بر روی باس دیتا قرار می گیرد.

برای بخش ادرس هم که مختص رم ها می باشد نیز چون رم داده ادرس را می خواند و CPU ادرس را تولید می کند باس را به صورت خروجی در نظر گرفته ایم که به واحد های ادرس رم ها وارد می شود .

(البته این پیاده سازی خیلی کامل نشده است و نیاز به داده های بیشتر برای طراحی می باشد . مثلا ما در اینجا خروجی واحد ها را به صورت پورت تعریف کرده ایم در صورت که هر واحد یک بافر ورودی و یک بافر خروجی دارد و به صورت خودکار هنگام خواندن از بافر خروجی و هنگام نوشتن در بافر ورودی می نویسیم (در معماری های جدید))

کد نوشته شده :

```
1 library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.NUMERIC STD.ALL;
     entity BUS 8bit Harvard is
  5
                     SelectBusData : in STD LOGIC VECTOR (4 downto 0);
  6
           Port (
                     SelectBusAddress : in STD LOGIC VECTOR (3 downto 0);
  7
                     BusData : buffer STD LOGIC VECTOR (7 downto 0);
  8
                     BusADDRESS : in STD LOGIC VECTOR (7 downto 0);
  9
                     ALU_PORT : in STD_LOGIC_VECTOR (7 downto 0) ;
 10
                     AC PORT : in STD_LOGIC_VECTOR (7 downto 0); DR_PORT : in STD_LOGIC_VECTOR (7 downto 0);
 11
 12
                     AR PORT : in STD LOGIC VECTOR (7 downto 0) ;
 13
                               : in STD_LOGIC_VECTOR (7 downto 0);
 14
                     PR PORT
                               : in STD_LOGIC_VECTOR (7 downto 0);
 15
                     IR PORT
                     RAM 00 PORT : in STD LOGIC VECTOR (7 downto 0) ;
 16
                     RAM 01 PORT : in STD LOGIC VECTOR (7 downto 0) ;
 17
                     RAM 02 PORT : in
                                          STD LOGIC VECTOR (7 downto 0);
 18
                                          STD_LOGIC_VECTOR (7 downto 0)
STD_LOGIC_VECTOR (7 downto 0)
STD_LOGIC_VECTOR (7 downto 0)
                     RAM_03_PORT : in
 19
 20
                     RAM 04 PORT : in
                     RAM 05 PORT : in
 21
                     RAM 06 PORT : in
                                           STD LOGIC VECTOR (7 downto 0);
 22
 23
                     RAM 07 PORT : in
                                           STD_LOGIC_VECTOR (7 downto 0) ;
                                          STD_LOGIC_VECTOR (7 downto 0) ;
STD_LOGIC_VECTOR (7 downto 0) ;
STD_LOGIC_VECTOR (7 downto 0) ;
                     ROM_00_PORT : in
 2.4
 25
                     ROM 01 PORT : in
                     ROM 02 PORT : in
 26
                     ROM 03 PORT : in STD LOGIC VECTOR (7 downto 0) ;
 27
                     RAM_00_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
RAM_01_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
RAM_02_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
RAM_03_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
 28
 29
 30
 31
                     RAM 04 PORT Address : buffer STD LOGIC VECTOR (7 downto 0) ;
 32
33
                    RAM_05_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
                    RAM_06_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0);
RAM_07_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0);
ROM_00_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0);
34
35
36
                    ROM 01 PORT Address : buffer STD LOGIC VECTOR (7 downto 0) ;
37
                    ROM_02_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0) ;
38
39
                    ROM_03_PORT_Address : buffer STD_LOGIC_VECTOR (7 downto 0)
40
41 end BUS 8bit Harvard;
42
43 architecture Behavioral of BUS 8bit Harvard is
44
45
46 begin
47
48
        BusData <= RAM 00 PORT When SelectBusData = "00000" ELse
                   RAM_01_PORT When SelectBusData = "00001" ELse
49
                   RAM_02_PORT When SelectBusData = "00010" ELse
50
                   RAM_03_PORT When SelectBusData = "00011" ELse
51
                   RAM_04_PORT When SelectBusData = "00100" ELse
52
                   RAM 05 PORT When SelectBusData = "00101" ELse
53
                   RAM_06_PORT When SelectBusData = "00110" ELse
54
                   RAM 07 PORT When SelectBusData = "00111" ELse
55
                   ROM_00_PORT When SelectBusData = "01000" ELse
56
57
                   ROM_01_PORT When SelectBusData = "01001" ELse
                   ROM_02_PORT When SelectBusData = "01010" ELse
58
                   ROM_03_PORT When SelectBusData = "01011" ELse
59
60
                   ALU PORT When SelectBusData = "01100" ELse
                   AC_PORT When SelectBusData = "01101" ELse
61
                   DR PORT When SelectBusData = "01110" ELse
62
                   AR_PORT When SelectBusData = "01111" ELse
63
                   PR PART When SelectRusData = "10000" ELge
```

```
65
                IR PORT When SelectBusData = "10001" ELse
66
                "2222222" :
67
68
          RAM 00 PORT Address<=BusAddress When SelectBusAddress = "0000";
          RAM 01 PORT Address<=BusAddress When SelectBusAddress = "0001";
69
          RAM_02_PORT_Address<=BusAddress When SelectBusAddress = "0010";</pre>
70
          RAM 03 PORT Address<=BusAddress When SelectBusAddress = "0011";
71
          RAM 04 PORT Address<=BusAddress When SelectBusAddress = "0100";
72
          RAM_05_PORT_Address<=BusAddress When SelectBusAddress = "0101";
73
          RAM_06_PORT_Address<=BusAddress When SelectBusAddress = "0110";
74
          RAM_07_PORT_Address<=BusAddress When SelectBusAddress = "0111";</pre>
75
          ROM_00_PORT_Address<=BusAddress When SelectBusAddress = "1000";
76
          ROM_01_PORT_Address<=BusAddress When SelectBusAddress = "1001";
77
          ROM 02 PORT Address <= BusAddress When SelectBusAddress = "1010";
78
          ROM_03_PORT_Address<=BusAddress When SelectBusAddress = "1011" ;
79
80
81
82 end Behavioral;
83
84
```

شبیه سازی:

```
2 LIBRARY ieee;
 3 USE ieee.std_logic_1164.ALL;
 4 USE ieee numeric std.ALL;
 6 ENTITY test IS
 7
    END test;
 8
 9
    ARCHITECTURE behavior OF test IS
10
         -- Component Declaration for the Unit Under Test (UUT)
11
12
13
         COMPONENT BUS 8bit Harvard
14
         PORT (
               SelectBusData : IN std logic vector(4 downto 0);
15
16
               SelectBusAddress: IN std logic vector(3 downto 0);
               BusData : Buffer std_logic_vector(7 downto 0);
17
18
               BusADDRESS : IN std logic vector (7 downto 0);
               ALU PORT : IN std logic vector(7 downto 0);
19
               AC_PORT : IN std_logic_vector(7 downto 0);
20
21
               DR_PORT : IN std_logic_vector(7 downto 0);
               AR_PORT : IN std_logic_vector(7 downto 0);
PR_PORT : IN std_logic_vector(7 downto 0);
IR_PORT : IN std_logic_vector(7 downto 0);
22
23
24
25
               RAM 00 PORT : IN std logic vector(7 downto 0);
               RAM_01_PORT : IN std_logic_vector(7 downto 0);
26
               RAM_02_PORT : IN std_logic_vector(7 downto 0);
RAM_03_PORT : IN std_logic_vector(7 downto 0);
27
28
               RAM_04_PORT : IN std_logic_vector(7 downto 0);
29
30
               RAM_05_PORT : IN std_logic_vector(7 downto 0);
               RAM_06 PORT : IN std_logic_vector(7 downto 0);
RAM_07 PORT : IN std_logic_vector(7 downto 0);
31
```

```
ROM_00_PORT : IN std_logic_vector(7 downto 0);
33
                 ROM 01 PORT : IN std logic vector(7 downto 0);
34
                ROM_02_PORT : IN std_logic_vector(7 downto 0);
ROM_03_PORT : IN std_logic_vector(7 downto 0);
35
36
                 RAM 00 PORT Address : Buffer std logic vector(7 downto 0);
37
                 RAM 01 PORT Address : Buffer std logic vector(7 downto 0);
38
                 RAM 02 PORT Address : Buffer std logic vector(7 downto 0);
39
                 RAM_03_PORT_Address : Buffer std_logic_vector(7 downto 0);
40
                RAM_04_PORT_Address : Buffer std_logic_vector(7 downto 0);
RAM_05_PORT_Address : Buffer std_logic_vector(7 downto 0);
41
42
                RAM_06_PORT_Address : Buffer std_logic_vector(7 downto 0);
43
44
                 RAM_07_PORT_Address : Buffer std_logic_vector(7 downto 0);
                ROM_00_PORT_Address : Buffer std_logic_vector(7 downto 0);
ROM_01_PORT_Address : Buffer std_logic_vector(7 downto 0);
ROM_02_PORT_Address : Buffer std_logic_vector(7 downto 0);
45
46
47
                ROM 03 PORT Address : Buffer std logic vector (7 downto 0)
48
49
               );
50
          END COMPONENT;
51
52
        --Inputs
53
54
        signal SelectBusData : std_logic_vector(4 downto 0) := (others => 'Z');
        signal SelectBusAddress : std_logic_vector(3 downto 0) := (others => 'Z');
signal BusADDRESS : std_logic_vector(7 downto 0) := (others => 'Z');
55
56
        signal ALU PORT : std logic vector(7 downto 0) := (others => 'Z');
57
        signal AC_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
58
        signal DR_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
signal AR_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
signal PR_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
59
ŔΩ
61
        signal IR PORT : std logic vector(7 downto 0) := (others => 'Z');
        signal RAM_00_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
63
        signal RAM 01 PORT : std logic vector(7 downto 0) := (others => 'Z');
```

```
signal RAM_02_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
65
         signal RAM 03 PORT : std logic vector(7 downto 0) := (others => 'Z');
66
67
         signal RAM 04 PORT : std logic vector(7 downto 0) := (others => 'Z');
         signal RAM_05_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
68
         signal RAM_06_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
signal RAM_07_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
69
70
         signal ROM_00_PORT : std logic vector(7 downto 0) := (others => 'Z');
71
72
         signal ROM_01_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
         signal ROM_02_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
signal ROM_03_PORT : std_logic_vector(7 downto 0) := (others => 'Z');
73
74
75
         --Outputs
76
         signal BusData : std_logic_vector(7 downto 0);
77
         signal RAM_00_PORT_Address : std_logic_vector(7 downto 0);
signal RAM_01_PORT_Address : std_logic_vector(7 downto 0);
78
79
         signal RAM 02 PORT Address : std logic vector(7 downto 0);
80
         signal RAM_03_PORT_Address : std_logic_vector(7 downto 0);
81
         signal RAM_04_PORT_Address : std_logic_vector(7 downto 0);
signal RAM_05_PORT_Address : std_logic_vector(7 downto 0);
signal RAM_06_PORT_Address : std_logic_vector(7 downto 0);
82
83
84
         signal RAM 07 PORT Address : std logic vector(7 downto 0);
85
         signal ROM_00_PORT_Address : std_logic_vector(7 downto 0);
86
         signal ROM_01_PORT_Address : std_logic_vector(7 downto 0);
signal ROM_02_PORT_Address : std_logic_vector(7 downto 0);
signal ROM_03_PORT_Address : std_logic_vector(7 downto 0);
87
88
89
90
         -- No clocks detected in port list. Replace <clock> below with
91
         -- appropriate port name
92
93 BEGIN
94
95
         -- Instantiate the Unit Under Test (UUT)
         uut: BUS 8bit Harvard PORT MAP (
```

```
97
                 SelectBusData => SelectBusData,
 98
                 SelectBusAddress => SelectBusAddress,
 99
                 BusData => BusData,
                 BusADDRESS => BusADDRESS,
100
                 ALU PORT => ALU PORT,
101
                 AC PORT => AC PORT,
102
                 DR_PORT => DR_PORT,
103
                 AR PORT => AR PORT,
104
                 PR PORT => PR PORT,
105
106
                 IR PORT => IR PORT,
                 RAM 00 PORT => RAM 00 PORT,
107
                 RAM_01_PORT => RAM_01_PORT,
RAM_02_PORT => RAM_02_PORT,
108
109
                 RAM 03 PORT => RAM 03 PORT,
110
                 RAM 04 PORT => RAM 04 PORT,
111
112
                 RAM_05_PORT => RAM_05_PORT,
113
                 RAM 06 PORT => RAM 06 PORT,
                 RAM 07 PORT => RAM 07 PORT,
114
115
                 ROM 00 PORT => ROM 00 PORT,
                 ROM_01_PORT => ROM_01_PORT,
116
                 ROM_02_PORT => ROM_02_PORT,
ROM_03_PORT => ROM_03_PORT,
117
118
                 RAM 00 PORT Address => RAM 00 PORT Address,
119
120
                 RAM 01 PORT Address => RAM 01 PORT Address,
                 RAM_02_PORT_Address => RAM_02_PORT_Address,
RAM_03_PORT_Address => RAM_03_PORT_Address,
RAM_04_PORT_Address => RAM_04_PORT_Address,
121
122
123
                 RAM 05 PORT Address => RAM 05 PORT Address,
124
                 RAM 06 PORT Address => RAM 06 PORT Address,
125
                 RAM_07_PORT_Address => RAM_07_PORT_Address,
126
127
                 ROM 00 PORT Address => ROM 00 PORT Address,
                 ROM 01 PORT Address => ROM 01 PORT Address,
128
```

```
129
                ROM 02 PORT Address => ROM 02 PORT Address,
                ROM_03_PORT_Address => ROM_03_PORT_Address
130
131
132
133
        -- Stimulus process
134
135
        stim_proc: process
136
         begin
            -- hold reset state for 100 ns.
137
138
            wait for 100 ns;
139
            SelectBusData<="00000";
140
            RAM_00_PORT<="1010101010";
141
            wait for 100 ns;
142
            SelectBusData<="00001" ;</pre>
143
            RAM_01_PORT<="11110000";
144
145
            wait for 100 ns;
            SelectBusData<="00010";</pre>
146
147
            RAM 02 PORT<="00001111";
            wait for 100 ns;
148
            SelectBusAddress<="0010" ;</pre>
149
150
            BusAddress<="000011111";
            wait for 100 ns;
151
            SelectBusAddress<="0110";</pre>
152
            BusAddress<="001111111";
153
154
            wait for 100 ns;
            SelectBusAddress<="0111" ;</pre>
155
156
            BusAddress<="001000|11";
            wait for 100 ns;
157
            SelectBusAddress<="1000";</pre>
158
159
            BusAddress<="00111001";
            wait for 100 ns;
160
```

```
161

162

163

164 -- insert stimulus here

165

166 wait;

167 end process;


168

169 END;

170
```


خروجی مشاهده شده :

برای باس داده :



در اینجا مشاهده می کنیم با تغییر select مقادیر موجود در پورت ها بر روی باس قرار می گیرد.

برای باس آدرس:



در اینجا مشاهده می کنیم با تغییر select مقادیر موجود در باس بر روی پورت ادرس رم ها قرار می گیرد.