


A12 EVK Dragonfly V11A


Title	Page
Cover Sheet	1
System Block Diagram	2
System Clock & PM Diagram	 3
System Power Delivery MAP	4
GPIO Table	 5
SOC A12_1	 6
SOC A12_2	 7
SOC A12_3	 8
SOC A12_4	9
DDR3 DRAM	10
USB/HDMI/Analog Vout	 11
Primary/Secondary VIN	 12
Digital Vout	 13
Audio	14
10/100 Ethernet	15


P	age
Key & LED	16
UART/JTAG	17
NAND/NOR/SDIO	18
DC_IN/Wake	19
SOC Power/PON Sequence	-20
Revision History	21




Document Number

AB120-101-V11A-150323







A12 GPIO Alternate Function Table

PIN NANE	Function	PIN NANE	Function
GPIO0	SD HS SEL	GPIO61	NAND RE, NORSPI DQ[5]
GPIO1	EHCI_APP_PRT_OVCURRO, UART_AHB_RX, SSIS_SCLK, SC_CO	GPIO62	NAND_WE, NORSPI_DQ[6]
GPIO2	EHCI APP PRT OVCURR1, UART AHB TX, SSIS RXD, SC C1	GPIO63	NAND ALE, NORSPI DQ[7]
GPIO3	EHCI PRT PWR 0, UART AHB CTS N, SSIS TXD, SC C2	GPIO64	NAND D[0], NORSPI EN[0]
GPIO4	EHCI PRT PWR 1, UART AHB RTS N, SSIS EN, SC C3	GPIO65	NAND D[1], NORSPI EN[1]
GPIO5	PWM 1, IDSP PIP IOPAD MASTER HSYNC, VIN STRIGO, SC DO, UART AHB CTS N	GPIO66	NAND D[2], NORSPI EN[2]
GPIO6	PWM 2, IDSP PIP IOPAD MASTER VSYNC, VIN STRIG1, SC D1, UART AHB RTS N	GPIO67	NAND_D[3], NORSPI_EN[3]
GPIO7	SC AO, SSI1 SCLK, NORSPI CLK, PWM O, SDXC CMD	GPIO68	NAND D[4], NORSPI DQ[0]
GPIO8	SC A1, SSI1 TXD, NORSPI DQ[0], PWM 1, SDXC CD	GPIO69	NAND D[5], NORSPI DQ[1]
GPIO9	SC_A2, SSI1_RXD, NORSPI_DQ[1], PWM_2, SDXC_WP	GPIO70	NAND D[6], NORSPI DQ[2]
GPIO10	SC A3, SSI1 ENO, NORSPI DQ[2], PWM 3, SDXC D[0]	GPIO71	NAND D[7], NORSPI DQ[3]
GPIO11	SC_B0, SSI1_EN1, NORSPI_DQ[3], SDXC_D[1]	GPIO72	NAND_CLE
GPIO12	SC B1, SSI1 EN2, NORSPI EN[0], NORSPI DQ[2], SDXC D[2]	GPIO73	SD_D[0]
GPIO13	SC_B2, SSI1_EN3, NORSPI_EN[1], NORSPI_DQ[3], SDXC_D[3]	GPIO74	SD_D[1]
GPIO14	SC B3, PWM 3, NORSPI EN[2], SDXC D[4]	GPIO75	SD_D[2]
GPIO15	SC_CO, UART_AHB_RX, SSIS_SCLK, SDXC_D[5]	GPIO76	SD_D[3]
GPIO16	SC C1, UART AHB TX, SSIS RXD, ENET CRS, SDXC D[6]	GPIO77	SD_D[4], SC_CO, SSIS_SCLK
GPIO17	SC_C2, UART_AHB_CTS_N, SSIS_TXD, ENET_TX_RXD_2, SDXC_D[7]	GPIO78	SD_D[5], SC_C1, SSIS_RXD
GPIO18	SC_C3, UART_AHB_RTS_N, SSIS_EN, ENET_CRS_RXD_3, SDXC_CLK	GPIO79	SD_D[6], SC_C2, SSIS_TXD
GPIO19	SC_DO, UART_AHB_RX, SSIS_SCLK, ENET_COL, PWM_0	GPIO80	SD_D[7], SC_C3, SSIS_EN
GPIO20	SC_D1, UART_AHB_TX, SSIS_RXD, ENET_TX_CLK, PWM_1	GPIO81	SDIO_CLK
GPIO21	SC_D2, UART_AHB_CTS_N, SSIS_TXD, ENET_TX_ER, PWM_2	GPIO82	SDIO_CMD
GPIO22	SC_D3, UART_AHB_RTS_N, SSIS_EN, ENET_TXD_2, PWM_3	GPIO83	SDIO_D[0], SC_D0, SSIS_SCLK
GPIO23	SC_EO, SSIO_EN2, NORSPI_EN[3], ENET_TXD_3, PWM_1	GPIO84	SDIO_D[1], SC_D1, SSIS_RXD
GPIO24	TM11_CLK, ENET_2ND_REF_CLK	GPIO85	SDIO_D[2], SC_D2, SSIS_TXD
GPIO25	TM12_CLK, IDSP_PIP_IOPAD_MASTER_HSYNC, ENET_MDC	GPIO86	SDIO_D[3], SC_D3, SSIS_EN
GPIO26	TM13_CLK, SS0_EN3, IDSP_PIP_IOPAD_MASTER_VSYNC, ENET_MDIO	GPIO87	SDIO_CD
GPIO27	IDC0CLK	GPIO88	SDIO_WP
GPIO28	IDC0DATA	GPIO89	HDMITX_HPD
GPIO29	IDC1_CLK, NORSPI_DQ[2], NORSPI_EN[2]	GPIO90	HDMITX_CEC, ENET_2ND_REF_CLK
GPIO30	IDC1_DATA, NORSPI_DQ[3], NORSPI_EN[3]	GPIO91	VIN_SVSYNC, IDSP_PIP_IOPAD_MASTER_HSYNC
GPIO31	IDC2_CLK, VIN_STRIG0	GPIO92	VIN_SHSYNC, IDSP_PIP_IOPAD_MASTER_VSYNC
GPIO32	IDC2_DATA, VIN_STRIG1	GPIO93	VDO_OUT[0]
GPIO33	IR_IN	GPIO94	VDO_OUT[1]
GPIO34	SSIO_SCLK, NORSPI_CLK, UART_AHB_RX, SSIS_SCLK	GPIO95	VDO_OUT[2]
GPI035	SSIO_TXD, NORSPI_DQ[0], UART_AHB_TX, SSIS_RXD	GPIO96	VDO_OUT[3]
GPI036	SSIO_RXD, NORSPI_DQ[1], UART_AHB_CTS_N, SSIS_TXD	GPIO97	VDO_OUT[4]
GPIO37	SSIO_ENO, NORSPI_EN[0], UART_AHB_RTS_N, SSIS_EN	GPIO98	VDO_OUT[5]
GPIO38	SSIO_EN1, NORSPI_EN[1]	GPIO99	VDO_OUT[6]
GPI039	UARTORX, UART_AHB_RX	GPIO100	VDO_OUT[7]
GPIO40	UARTOTX, UART_AHB_TX	GPI0101	VDO_OUT[8]
GPIO41	I2S_CLK	GPIO102 GPIO103	VD0_OUT[9] VD0 OUT[10]
GPIO42	I2S_SI I2S_S0	GPI0103	VD0_001[10] VD0_0UT[11]
GPIO43 GPIO44	140 00		
GPIO44 GPIO45	T26 W6		
	I2S_WS N/A	GPI0105	VD0_OUT[12]
	N/A	GPI0105 GPI0106	VDO_OUT[12] VDO_OUT[13]
GPIO46	N/A ENET_TXEN, SC_A0, ENET_TXEN, SSI1_SCLK, NORSPI_CLK	GPI0105 GPI0106 GPI0107	VDO_OUT[12] VDO_OUT[13] VDO_OUT[14]
GPIO47	N/A ENET_TXEN, SC_A0, ENET_TXEN, SSI1_SCLK, NORSPI_CLK ENET_TXD_0, SC_A1, ENET_TXD_0, SSI1_TXD, NORSPI_DQ[0]	GPIO105 GPIO106 GPIO107 GPIO108	VDO_OUT[12] VDO_OUT[13]
GPIO47 GPIO48	N/A ENET_TXEN, SC_A0, ENET_TXEN, SSI1_SCLK, NORSPI_CLK ENET_TXD_0, SC_A1, ENET_TXD_0, SSI1_TXD, NORSPI_DQ[0] ENET_TXD_1, SC_A2, ENET_TXD_1, SSI1_RXD, NORSPI_DQ[1]	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109	VDO_OUT[12] VDO_OUT[13] VDO_OUT[14] VDO_OUT[15] VDO_CLK
GPIO47 GPIO48 GPIO49	N/A EMET_TXEN, SC AO, EMET_TXEN, SSI1_SCLK, NORSPI_CLK EMET_TXD_0, SC_A1, EMET_TXD_0, SSI1_TXD, NORSPI_DQ[0] EMET_TXD_1, SC_A2, EMET_TXD_1, SSI1_RXD, NORSPI_DQ[1] EMET_RXD_0, SC_A3, EMET_RXD_0, SSI1_END, NORSPI_EM[0]	GPIO105 GPIO106 GPIO107 GPIO108	VDO_OUT[12] VDO_OUT[13] VDO_OUT[14] VDO_OUT[15] VDO_CLK VDO_VSYNC
GPIO47 GPIO48 GPIO49 GPIO50	N/A ENET_TXEN, SC A0, ENET_TXEN, SSI1 SCLK, NORSPI_CLK ENET_TXD_0, SC.A1, ENET_TXD_0, SSI1_TXD, NORSPI_DQ[0] ENET_TXD_1, SC.A2, ENET_TXD_1, SSI1_RXD, NORSPI_DQ[1] ENET_RXD_0, SC.A3, ENET_RXD_0, SSI1_EN0, NORSPI_EN[0] ENET_RXD_1, SC.B0, ENET_RXD_1, SSI1_EN1, NORSPI_EN[1]	GPI0105 GPI0106 GPI0107 GPI0108 GPI0109 GPI0110	VDD_OUT[12] VDD_OUT[13] VDD_OUT[14] VDD_OUT[15] VDD_CLK VDD_VSYNC VDD_HSYNC
GPIO47 GPIO48 GPIO49 GPIO50 GPIO51	N/A ENET TXEN, SC AO, ENET TXEN, SSI1 SCLK, NORSPI CLK ENET TXD 0, SC A1, ENET TXD 0, SSI1 TXD, NORSPI DQ[0] ENET TXD 1, SC A2, ENET TXD 1, SSI1 TXD, NORSPI DQ[1] ENET RXD 0, SC A3, ENET RXD 0, SSI1 END, NORSPI EN[0] ENET RXD 1, SC B0, ENET RXD 1, SSI1 EN1, NORSPI EN[1] ENET RXER, SC B1, ENET TXER, SSI1 EN2, NORSPI EN[2]	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109 GPIO110 GPIO111	VDO_OUT[12] VDO_OUT[13] VDO_OUT[14] VDO_OUT[15] VDO_CLK VDO_VSYNC
GPIO47 GPIO48 GPIO49 GPIO50 GPIO51 GPIO52	N/A ENET_TXEN, SC A0, ENET_TXEN, SSI1 SCLK, NORSPI_CLK ENET_TXD_0, SC.A1, ENET_TXD_0, SSI1_TXD, NORSPI_DQ[0] ENET_TXD_1, SC.A2, ENET_TXD_1, SSI1_RXD, NORSPI_DQ[1] ENET_RXD_0, SC.A3, ENET_RXD_0, SSI1_EN0, NORSPI_EN[0] ENET_RXD_1, SC.B0, ENET_RXD_1, SSI1_EN1, NORSPI_EN[1]	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109 GPIO110 GPIO111 GPIO111	VDD_OUT[12] VDD_OUT[13] VDD_OUT[14] VDD_OUT[15] VDD_CLK VDD_VSYNC VDD_HSYNC VDD_HSYNC VDD_HSYNC
GPIO47 GPIO48 GPIO49 GPIO50 GPIO51	N/A ENET_TXEN, SC A0, ENET_TXEN, SSI1 SCLK, NORSPI_CLK ENET_TXD_0, SC A1, ENET_TXD_0, SSI1_TXD, NORSPI_DQ[0] ENET_TXD_1, SC A2, ENET_TXD_1, SSI1_EXD, NORSPI_DQ[1] ENET_EXD_0, SC A3, ENET_EXD_0, SSI1_EN0, NORSPI_EN[0] ENET_EXD_1, SC B0, ENET_EXD_1, SSI1_EN1, NORSPI_EN[1] ENET_EXER, SC B1, ENET_EXER, SSI1_EN2, NORSPI_EN[2] ENET_EXER, SC B1, ENET_EXER, SSI1_EN3, NORSPI_EN[2]	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109 GPIO110 GPIO111 GPIO111	VDD_OUT[12] VDD_OUT[13] VDD_OUT[14] VDD_OUT[15] VDD_CLK VDD_VSYNC VDD_HSYNC VDD_HSYNC VDD_HSYNC
GPIO47 GPIO48 GPIO49 GPIO50 GPIO51 GPIO52 GPIO53	N/A ENET TXEN, SC A0, ENET TXEN, SSI1 SCLK, NORSPI CLK ENET TXD 0, SC A1, ENET TXD 0, SSI1 TXD, NORSPI DQ[0] ENET TXD 1, SC A2, ENET TXD 1, SSI1 EXD, NORSPI DQ[1] ENET RXD 0, SC A3, ENET RXD 0, SSI1 END, NORSPI EN[0] ENET RXD 1, SC B0, ENET RXD 1, SSI1 EN1, NORSPI EN[1] ENET RXER, SC B1, ENET FAER, SSI1 EN1, NORSPI EN[2] ENET EXER, SC B1, ENET FAER, SSI1 EN2, NORSPI EN[2] ENET EREF CLK, SC B3, ENET EN2, CLK, NORSPI DQ[3]	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109 GPIO110 GPIO111 GPIO111	VDD_OUT[12] VDD_OUT[13] VDD_OUT[14] VDD_OUT[15] VDD_CLK VDD_VSYNC VDD_HSYNC VDD_HSYNC VDD_HSYNC
GPIO47 GPIO48 GPIO49 GPIO50 GPIO51 GPIO52 GPIO53 GPIO54	N/A ENET_TXEN, SC A0, ENET_TXEN, SSI1_SCLK, NORSPI_CLK ENET_TXD_0, SC.A1, ENET_TXD_0, SSI1_TXD, NORSPI_DQ[0] ENET_TXD_1, SC.A2, ENET_TXD_1, SSI1_RXD, NORSPI_DQ[1] ENET_RXD_0, SC.A3, ENET_RXD_0, SSI1_EN0, NORSPI_EN[0] ENET_RXD_1, SC.B0, ENET_RXD_1, SSI1_EN1, NORSPI_EN[1] ENET_RXER, SC_B1, ENET_RXER, SSI1_EN2, NORSPI_EN[2] ENET_CRS_DV, SC_B2, ENET_CRS_DV, SSI1_EN3, NORSPI_DQ[2] ENET_ERF_CLK, SC_B3, ENET_RX_CLK, NORSPI_DQ[3] ENET_REF_CLK, SC_B3, ENET_RX_CLK, NORSPI_DQ[3] ENET_ERF_CLK, SC_B3, ENET_RX_CLK, NORSPI_DQ[3]	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109 GPIO110 GPIO111 GPIO111	VDD_OUT[12] VDD_OUT[13] VDD_OUT[14] VDD_OUT[15] VDD_CLK VDD_VSYNC VDD_HSYNC VDD_HSYNC VDD_HSYNC
GPIO47 GPIO48 GPIO49 GPIO50 GPIO51 GPIO52 GPIO53 GPIO54 GPIO55	N/A ENET TXEN, SC A0, ENET TXEN, SSI1 SCLK, NORSPI CLK ENET TXD 0, SC A1, ENET TXD 0, SSI1 TXD, NORSPI DQ[0] ENET TXD 1, SC A2, ENET TXD 1, SSI1 EXD, NORSPI DQ[1] ENET TXD 0, SC A3, ENET TXD 0, SSI1 ENO, NORSPI EN[0] ENET RXD 1, SC B0, ENET RXD 1, SSI1 EN1, NORSPI EN[1] ENET RXER, SC B1, ENET TXER, SSI1 EN1, NORSPI EN[1] ENET RXER, SC B1, ENET TXER, SSI1 EN2, NORSPI EN[2] ENET RXER CLK, SC B3, ENET TXC CRS_DV, SSI1 EN3, NORSPI DQ[2] ENET REF CLK, SC B3, ENET ENT CRS_DV, SSI1 EN3, NORSPI DQ[2] NAND WP NAND CE, NORSPI CLK	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109 GPIO110 GPIO111 GPIO111	VDD_OUT[12] VDD_OUT[13] VDD_OUT[14] VDD_OUT[15] VDD_CLK VDD_VSYNC VDD_HSYNC VDD_HSYNC VDD_HSYNC
GPI047 GPI048 GPI049 GPI050 GPI051 GPI052 GPI053 GPI054 GPI055 GPI056	N/A ENET_TXEN, SC A0, ENET_TXEN, SSI1 SCLK, NORSPI_CLK ENET_TXD_0, SC A1, ENET_TXD_0, SSI1 TXD, NORSPI_DQ[0] ENET_TXD_1, SC A2, ENET_TXD_1, SSI1 EXD, NORSPI_DQ[1] ENET_EXD_0, SC A3, ENET_EXD_0, SSI1_EN0, NORSPI_EN[0] ENET_EXD_1, SC B0, ENET_EXD_1, SSI1_EN1, NORSPI_EN[1] ENET_EXER, SC B1, ENET_EXER, SSI1_EN2, NORSPI_EN[2] ENET_EXER, SC B1, ENET_EXER, SSI1_EN2, NORSPI_EN[2] ENET_CRS_DV, SC B2, ENET_CRS_DV, SSI1_EN3, NORSPI_DQ[2] ENET_EXER_CLK, SC_B3, ENET_EX_CLK, NORSPI_DQ[3] NAND_WP NAND_CE, NORSPI_CLK NAND_WP NAND_EX_NORSPI_DQ[4]	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109 GPIO110 GPIO111 GPIO111	VDD_OUT[12] VDD_OUT[13] VDD_OUT[14] VDD_OUT[15] VDD_CLK VDD_VSYNC VDD_HSYNC VDD_HSYNC VDD_HSYNC
GPI047 GPI048 GPI049 GPI050 GPI051 GPI052 GPI053 GPI054 GPI055 GPI056 GPI057 GPI058 GPI059	N/A ENET TXEN, SC A0, ENET TXEN, SSI1 SCLK, NORSPI CLK ENET TXD 0, SC A1, ENET TXD 0, SSI1 TXD, NORSPI DQ[0] ENET TXD 0, SC A1, ENET TXD 1, SSI1 EXD, NORSPI DQ[1] ENET EXD 0, SC A3, ENET EXD 0, SSI1 ENO, NORSPI EN[0] ENET EXD 0, SC A3, ENET EXD 0, SSI1 EN1, NORSPI EN[0] ENET EXD 1, SC B0, ENET EXD 1, SSI1 EN1, NORSPI EN[1] ENET EXER, SC B1, ENET EXER, SSI1 EN2, NORSPI EN[2] ENET EXER CLK, SC B3, ENET EXE CRS_DV, SSI1 EN3, NORSPI DQ[2] ENET EXER CLK, SC B3, ENET EXE CLK, NORSPI DQ[3] NAND WP NAND CE, NORSPI CLK NAND E, NORSPI DQ[4] SD_CLM SD_CMD SD_CDM	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109 GPIO110 GPIO111 GPIO111	VDD_OUT[12] VDD_OUT[13] VDD_OUT[14] VDD_OUT[15] VDD_CLK VDD_VSYNC VDD_HSYNC VDD_HSYNC VDD_HSYNC
GPI047 GPI048 GPI049 GPI050 GPI051 GPI052 GPI053 GPI054 GPI055 GPI056 GPI057 GPI058	N/A ENET_TXEN, SC_A0, ENET_TXEN, SSI1_SCLK, NORSPI_CLK ENET_TXD_0, SC_A1, ENET_TXD_0, SSI1_TXD, NORSPI_DQ[0] ENET_TXD_1, SC_A2, ENET_TXD_1, SSI1_EXD, NORSPI_DQ[1] ENET_EXD_0, SC_A3, ENET_EXD_0, SSI1_EN0, NORSPI_EN[0] ENET_EXD_0, SC_B3, ENET_EXD_0, SSI1_EN0, NORSPI_EN[1] ENET_EXER, SC_B1, ENET_EXER, SSI1_EN2, NORSPI_EN[1] ENET_EXER, SC_B1, ENET_EXER, SSI1_EN2, NORSPI_EN[2] ENET_CRS_DV, SC_B2, ENET_CRS_DV, SSI1_EN3, NORSPI_DQ[2] ENET_EXER_CLK, SC_B3, ENET_EX_CLK, NORSPI_DQ[3] NAND_WP NAND_CE, NORSPI_CLK NAND_EX_BNORSPI_DQ[4] SD_CLK SD_CLK SD_CLK SD_CLK SD_CLK SD_CLK	GPIO105 GPIO106 GPIO107 GPIO108 GPIO109 GPIO110 GPIO111 GPIO111	VDD_OUT[12] VDD_OUT[13] VDD_OUT[14] VDD_OUT[15] VDD_CLK VDD_VSYNC VDD_HSYNC VDD_HSYNC VDD_HSYNC

		2				
A12 POWER ON CONFIG(PO	C[31:0])					
======POC pin mapping						
POC_[15:0] => VD0_OUT[1 POC_16 = > I2S_SO	5:0]		POC_[19:14] Boot Options [5	:0]		
POC_17 => VDO_HSYNC			(See table belo	w)		
POC_18 => ENET_TXD0 POC 19 => ENET TXD1			==========			
POC_[27:20] => No pins			POC_[27:20]			
POC_28 => VDO_CLK			No Pins (always			
POC_29 => VDO_VSYNC			POC 28	======	========	
POC_30 => No pin POC 31 => VDO HVLD			USB0_MASK_IDDIG	0		
======================================	=======	===	0: Use IDDIG0 s		m PHY to confi	.gure
POC Pin Description			it as Host			
POC_0		===	1: Mask IDDIG0 POC_29 for U	SB type s	election	•
ENET SEL			POC 29	======	========	
0: disable, 1: enable			USB0_TYP_SEL Co	nfigure U	SBPHY0	
POC_[3:1]			0: Host			
VDSP/IDSP/DRAM/			1: Device Note: valid onl	r when BO	C 28 is set to	. 1
000: 312 / 408 / 600 / 001: 252 / 348 / 396 /			POC [29:28] are			
010: 240 / 336 / 528 /						
011: 144 / 144 / 396 /	672 Mhz		POC_31			
100: 432 / 408 / 600 /			Source of sys c 0: config data			
101: 312 / 432 / 336 / 110: 348 / 408 / 600 /			1: config data			use rom
111: 216 / 216 / 216 /	216 Mhz					
		===				
POC_[5:4] Boot Mode[1:0]						
00: SPI-NOR Flash						
01: NAND						
10: MMC 11: SPI-EEPROM		SPINOR	NAND	MMC	SPI	Force USB
10: MMC 11: SPI-EEPROM	boot option[5]	SPINOR	NAND 2*2k page boot mode.	MMC	SPI	Force USB
10: MMC 11: SPI-EEPROM	boot_option[5]	SPINOR Use 2 bytes address	NAND 2*2k page boot mode. NAND page size			
10: MMC 11: SPI-EEPROM 		221	2*2k page boot mode.		-2	25.0
10: MMC 11: SPI-EEPROM	boot_option[4]	 Use 2 bytes address	2*2k page boot mode. NAND page size		byte_address[1]	
10: MMC 11: SPI-EEPROM 	boot_option[4] boot_option[3]	Use 2 bytes address Use alternative clock	2*2k page boot mode. NAND page size NAND read confirm	 sd4_boot	byte_address[1] byte_address[0]	-
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2] boot_option[1]	Use 2 bytes address Use alternative clock SPI mode selection LSB first	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable NAND spare cell 2X	sd4_boot sd8_boot hs_boot	byte_address[1] byte_address[0]	-
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2]	Use 2 bytes address Use alternative clock SPI mode selection	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable	 sd4_boot sd8_boot	byte_address[1] byte_address[0]	E
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2] boot_option[1]	Use 2 bytes address Use alternative clock SPI mode selection LSB first Boot pin selection. 0: Use xx_sc_* f or NOR_SPI.	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable NAND spare cell 2X	sd4_boot sd8_boot hs_boot	byte_address[1] byte_address[0]	E
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2] boot_option[1]	Use 2 bytes address Use alternative clock SPI mode selection LSB first Boot pin selection. 0: Use xx sc. * f or NOR_SPI. 1: Use xx smio. *	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable NAND spare cell 2X	sd4_boot sd8_boot hs_boot	byte_address[1] byte_address[0]	E
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2] boot_option[1]	Use 2 bytes address Use alternative clock SPI mode selection LSB first Boot pin selection. 0: Use xx_sc_* f or NOR_SPI.	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable NAND spare cell 2X	sd4_boot sd8_boot hs_boot	byte_address[1] byte_address[0]	E
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2] boot_option[1]	Use 2 bytes address Use alternative clock SPI mode selection LSB first Boot pin selection. 0: Use xx sc. * f or NOR_SPI. 1: Use xx smio. *	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable NAND spare cell 2X	sd4_boot sd8_boot hs_boot ddr_boot	byte_address[1] byte_address[0]	E
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2] boot_option[1]	Use 2 bytes address Use alternative clock SPI mode selection LSB first Boot pin selection. 0: Use xx sc. * f or NOR_SPI. 1: Use xx smio. *	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable NAND spare cell 2X Flash fast boot	sd4_boot sd8_boot hs_boot ddr_boot	byte_address[1] byte_address[0]	E
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2] boot_option[1]	Use 2 bytes address Use alternative clock SPI mode selection LSB first Boot pin selection. 0: Use xx sc. * f or NOR_SPI. 1: Use xx smio. *	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable NAND spare cell 2X Flash fast boot	sd4_boot sd8_boot hs_boot ddr_boot	byte_address[1] byte_address[0]	E
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2] boot_option[1]	Use 2 bytes address Use alternative clock SPI mode selection LSB first Boot pin selection. 0: Use xx sc. * f or NOR_SPI. 1: Use xx smio. *	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable NAND spare cell 2X Flash fast boot	sd4_boot sd8_boot hs_boot ddr_boot	byte_address[1] byte_address[0]	E
10: MMC 11: SPI-EEPROM	boot_option[4] boot_option[3] boot_option[2] boot_option[1]	Use 2 bytes address Use alternative clock SPI mode selection LSB first Boot pin selection. 0: Use xx sc. * f or NOR_SPI. 1: Use xx smio. *	2*2k page boot mode. NAND page size NAND read confirm NAND ECC BCH enable NAND spare cell 2X Flash fast boot	sd4_boot sd8_boot hs_boot ddr_boot	byte_address[1] byte_address[0]	E





POC_10 Force USB boot 0: Disable 1: Enable





AMBARELLA


C1.1F.Not.Li.Heinfatt. Rd. Heinchu Science Park Heinchu City 30078, Taiwan, R.O.C. Tie-1895.468.68202 Fax: 4885-3696-1222 A12 EVK Dragority Cyston-A GPIO & POC Table




















Digital RGB mode (video output modes 0/1/2 for 3-bit output to the LCD)

Bits	Mapped to signal	Notes
VD0_OUT[15:8] VD0_OUT[7:0]	Unused Interleaved R,G,B	VD0_OUT[7] is MSB

5:6:5 RGB Mode (Video Output Mode 3 for 16-bit RGB Output to the LCD)

Bits	Mapped to signal	Notes
VD0_OUT[15:11]	Upper 5 bits of the Red channel	VD0_OUT[15] is MSB
VD0_OUT[10:5]	Upper 6 bits of the Green channel	VD0_OUT[10] is MSB
VD0_OUT[4:0]	Upper 5 bits fo the Blue channel	VD0_OUT[4] is MSB


656 YCbCr Mode (Video Output Mode 4 for D1 - 480i and 576 Resolution)


Bits	Mapped to signal	Notes
VD0_OUT[15:8]	Unused	Output data rate is 13.5 MHz
VD0 OUT[7:0]	Interleaved Cb, Y, Cr, Y	Clock rate is 27 MHz

16-bit 656 YCbCr Mode (Video Output Mode 4) and 16-bit YCbCr Mode (Video Output Mode 5)

Bits	Mapped to signal	Notes
VD0_OUT[15:8]	Interleaved Cb, Cr	VD0_OUT[15] is MSB
VD0_OUT[7:0]	Y	VD0_OUT[7] is MSB










C1,1F.,No1,Li-Hsin1st. Rd.,Hsinchu Science Park,Hsinchu City 30078,Taiwan, R.O.C. Tel: +886-3-666-8828 Fax: +886-3-666-1282


> Confidential A12 EVK Dragonfly Option-A


Digital Vout Document Number


AB120-101-V11A-150323 1.1A


Sheet

















Revision	History	Date	Note
V10A	Initiated schematics (first draft)	April 1, 2014	
V11A-140701	Add U45	June 6, 2014	
V11A-150323	Change SOC_VDD & SOC_VDDA from 1.1V to 1.0V Support 2 Vin	January 31, 2015	R446: 4.32K/1% -> 3K/1% R443: 3.74K/1% -> 2.49K/1% R200: 0/NC -> 0 R225: 0 -> 0/NC R204: 0 -> 33/1% R205: 0 -> 33/1% R206: 0 -> 0/NC R207: 0/NC -> 0
	O _A		R150: 1K/1% -> 0

