




A12 EVK Dragonfly V11A


Title	Page		Page
Cover Sheet	1	Key & LED	16
System Block Diagram	2	UART/JTAG	17
System Clock & PM Diagram	3	NAND/NOR/SDIO	18
System Power Delivery MAP	4	DC_IN/Wake	19
GPIO Table	5	SOC Power/PON Sequence	20
SOC A12_1	6	Revision History	21
SOC A12_2	7		
SOC A12_3	8		
SOC A12_4	9		
DDR3 DRAM	10		
USB/HDMI/Analog Vout	11		
Primary/Secondary VIN	12		
Digital Vout	13		
Audio	14		
10/100 Ethernet	15		

# A12 SYSTEM BLOCK DIAGRAM




Power On Sequence

SOC\_VDD/SOC\_VDDA --> SOC\_VDDA18/SOC\_VDRAM --> DRAM\_VDRAM --> SOC\_VCC/SOC\_VCCA/V\_SD



Power-off sequence is in reverse order of power-on sequence




**AMBARELLA**

C1,1F, No1, Li-Hsin1st. Rd., Hsinchu  
Science Park, Hsinchu City 30078, Taiwan, R.O.C.  
Tel: +886-3-666-8828  
Fax: +886-3-666-1282

*Confidential*

Title: A12 EVK Dragonfly Option-A		
PM_Diagram		
Size B	Document Number: AB120-101-V11A-150323	Rev 1.1A
Date: Monday, March 23, 2015	Sheet 3	of 21

SYSTEM POWER DELIVERY



POWER MAPPING TABLE

- 3VSB=3.125V
- VCC12=12V
- SOC\_VDRAM=1.5V
- DRAM\_VDRAM=1.5V
- SOC\_VDD=1.0V
- SOC\_VDDA=1.0V
- SOC\_VCC=3.0V
- SOC\_VCCA=3.0V
- SOC\_VDDA18=1.8V
- V\_SD=3.3/1.8V
- V\_SDIO=3.3/1.8V
- VCC=3.0V
- VCC5=5V
- HDMI\_VCC5=5V

**AMBARELLA**

C1,1F, No1 Li-Hsin1st. Rd., Hsinchu  
Science Park, Hsinchu City 30078, Taiwan, R.O.C.  
Tel: +886-3-666-8828  
Fax: +886-3-666-1282

*Confidential*

Title			A12 EVK Dragonfly Option-A		
Size			Document Number		
B			AB120-101-V11A-150323		
Date			Monday, March 23, 2015		
Sheet			4 of 21		
Rev			t.1A		

# A12 GPIO Alternate Function Table

PIN NAME	Function
GPIO0	SD_HS_SEL
GPIO1	EHCI_APP_PRT_OVCURR0, UART_AHB_RX, SSIS_SCLK, SC_C0
GPIO2	EHCI_APP_PRT_OVCURR1, UART_AHB_TX, SSIS_RXD, SC_C1
GPIO3	EHCI_PRT_PWR_0, UART_AHB_CTS_N, SSIS_TXD, SC_C2
GPIO4	EHCI_PRT_PWR_1, UART_AHB_RTS_N, SSIS_EN, SC_C3
GPIO5	PWM_1, IDSP_PIP_IOPAD_MASTER_HSYNC, VIN_STRIG0, SC_D0, UART_AHB_CTS_N
GPIO6	PWM_2, IDSP_PIP_IOPAD_MASTER_VSYNC, VIN_STRIG1, SC_D1, UART_AHB_RTS_N
GPIO7	SC_A0, SS11_SCLK, NORSPI_CLK, PWM_0, SDXC_CMD
GPIO8	SC_A1, SS11_TXD, NORSPI_DQ[0], PWM_1, SDXC_CD
GPIO9	SC_A2, SS11_RXD, NORSPI_DQ[1], PWM_2, SDXC_WP
GPIO10	SC_A3, SS11_EN0, NORSPI_DQ[2], PWM_3, SDXC_D[0]
GPIO11	SC_B0, SS11_EN1, NORSPI_DQ[3], SDXC_D[1]
GPIO12	SC_B1, SS11_EN2, NORSPI_EN[0], NORSPI_DQ[2], SDXC_D[2]
GPIO13	SC_B2, SS11_EN3, NORSPI_EN[1], NORSPI_DQ[3], SDXC_D[3]
GPIO14	SC_B3, PWM_3, NORSPI_EN[2], SDXC_D[4]
GPIO15	SC_C0, UART_AHB_RX, SSIS_SCLK, SDXC_D[5]
GPIO16	SC_C1, UART_AHB_TX, SSIS_RXD, ENET_CRS, SDXC_D[6]
GPIO17	SC_C2, UART_AHB_CTS_N, SSIS_TXD, ENET_TX_RXD_2, SDXC_D[7]
GPIO18	SC_C3, UART_AHB_RTS_N, SSIS_EN, ENET_CRS_RXD_3, SDXC_CLK
GPIO19	SC_D0, UART_AHB_RX, SSIS_SCLK, ENET_COL, PWM_0
GPIO20	SC_D1, UART_AHB_TX, SSIS_RXD, ENET_TX_CLK, PWM_1
GPIO21	SC_D2, UART_AHB_CTS_N, SSIS_TXD, ENET_TX_ER, PWM_2
GPIO22	SC_D3, UART_AHB_RTS_N, SSIS_EN, ENET_TXD_2, PWM_3
GPIO23	SC_E0, SS10_EN2, NORSPI_EN[3], ENET_TXD_3, PWM_1
GPIO24	TM11_CLK, ENET_2ND_REF_CLK
GPIO25	TM12_CLK, IDSP_PIP_IOPAD_MASTER_HSYNC, ENET_MDC
GPIO26	TM13_CLK, SS0_EN3, IDSP_PIP_IOPAD_MASTER_VSYNC, ENET_MDIO
GPIO27	IDC0CLK
GPIO28	IDC0DATA
GPIO29	IDC1_CLK, NORSPI_DQ[2], NORSPI_EN[2]
GPIO30	IDC1_DATA, NORSPI_DQ[3], NORSPI_EN[3]
GPIO31	IDC2_CLK, VIN_STRIG0
GPIO32	IDC2_DATA, VIN_STRIG1
GPIO33	IR_IN
GPIO34	SS10_SCLK, NORSPI_CLK, UART_AHB_RX, SSIS_SCLK
GPIO35	SS10_TXD, NORSPI_DQ[0], UART_AHB_TX, SSIS_RXD
GPIO36	SS10_RXD, NORSPI_DQ[1], UART_AHB_CTS_N, SSIS_TXD
GPIO37	SS10_EN0, NORSPI_EN[0], UART_AHB_RTS_N, SSIS_EN
GPIO38	SS10_EN1, NORSPI_EN[1]
GPIO39	UART0RX, UART_AHB_RX
GPIO40	UART0TX, UART_AHB_TX
GPIO41	I2S_CLK
GPIO42	I2S_S1
GPIO43	I2S_S0
GPIO44	I2S_WS
GPIO45	N/A
GPIO46	ENET_TXEN, SC_A0, ENET_TXEN, SS11_SCLK, NORSPI_CLK
GPIO47	ENET_TXD_0, SC_A1, ENET_TXD_0, SS11_TXD, NORSPI_DQ[0]
GPIO48	ENET_TXD_1, SC_A2, ENET_TXD_1, SS11_RXD, NORSPI_DQ[1]
GPIO49	ENET_RXD_0, SC_A3, ENET_RXD_0, SS11_EN0, NORSPI_EN[0]
GPIO50	ENET_RXD_1, SC_B0, ENET_RXD_1, SS11_EN1, NORSPI_EN[1]
GPIO51	ENET_RXER, SC_B1, ENET_RXER, SS11_EN2, NORSPI_EN[2]
GPIO52	ENET_CRS_DV, SC_B2, ENET_CRS_DV, SS11_EN3, NORSPI_DQ[2]
GPIO53	ENET_REF_CLK, SC_B3, ENET_RX_CLK, NORSPI_DQ[3]
GPIO54	NAND_WP
GPIO55	NAND_CE, NORSPI_CLK
GPIO56	NAND_RB, NORSPI_DQ[4]
GPIO57	SD_CLK
GPIO58	SD_CMD
GPIO59	SD_CD
GPIO60	SD_WP

PIN NAME	Function
GPIO61	NAND_RE, NORSPI_DQ[5]
GPIO62	NAND_WE, NORSPI_DQ[6]
GPIO63	NAND_ALE, NORSPI_DQ[7]
GPIO64	NAND_D[0], NORSPI_EN[0]
GPIO65	NAND_D[1], NORSPI_EN[1]
GPIO66	NAND_D[2], NORSPI_EN[2]
GPIO67	NAND_D[3], NORSPI_EN[3]
GPIO68	NAND_D[4], NORSPI_DQ[0]
GPIO69	NAND_D[5], NORSPI_DQ[1]
GPIO70	NAND_D[6], NORSPI_DQ[2]
GPIO71	NAND_D[7], NORSPI_DQ[3]
GPIO72	NAND_CLE
GPIO73	SD_D[0]
GPIO74	SD_D[1]
GPIO75	SD_D[2]
GPIO76	SD_D[3]
GPIO77	SD_D[4], SC_C0, SSIS_SCLK
GPIO78	SD_D[5], SC_C1, SSIS_RXD
GPIO79	SD_D[6], SC_C2, SSIS_TXD
GPIO80	SD_D[7], SC_C3, SSIS_EN
GPIO81	SDIO_CLK
GPIO82	SDIO_CMD
GPIO83	SDIO_D[0], SC_D0, SSIS_SCLK
GPIO84	SDIO_D[1], SC_D1, SSIS_RXD
GPIO85	SDIO_D[2], SC_D2, SSIS_TXD
GPIO86	SDIO_D[3], SC_D3, SSIS_EN
GPIO87	SDIO_CD
GPIO88	SDIO_WP
GPIO89	HDMI_TX_HPD
GPIO90	HDMI_TX_CEC, ENET_2ND_REF_CLK
GPIO91	VIN_VSYN, IDSP_PIP_IOPAD_MASTER_HSYNC
GPIO92	VIN_HSYN, IDSP_PIP_IOPAD_MASTER_VSYNC
GPIO93	VD0_OUT[0]
GPIO94	VD0_OUT[1]
GPIO95	VD0_OUT[2]
GPIO96	VD0_OUT[3]
GPIO97	VD0_OUT[4]
GPIO98	VD0_OUT[5]
GPIO99	VD0_OUT[6]
GPIO100	VD0_OUT[7]
GPIO101	VD0_OUT[8]
GPIO102	VD0_OUT[9]
GPIO103	VD0_OUT[10]
GPIO104	VD0_OUT[11]
GPIO105	VD0_OUT[12]
GPIO106	VD0_OUT[13]
GPIO107	VD0_OUT[14]
GPIO108	VD0_OUT[15]
GPIO109	VD0_CLK
GPIO110	VD0_VSYN
GPIO111	VD0_HSYN
GPIO112	VD0_HVLD
GPIO113	PWM_0

A12 POWER ON CONFIG( POC[31:0])

=====POC pin mapping =====


POC [15:0] => VD0\_OUT[15:0]  
POC\_16 => I2S\_SO  
POC\_17 => VD0\_HSYN  
POC\_18 => ENET\_TXD0  
POC\_19 => ENET\_TXD1  
POC [27:20] => No pins  
POC\_28 => VD0\_CLK  
POC\_29 => VD0\_VSYN  
POC\_30 => No pin  
POC\_31 => VD0\_HVLD  
===== POC Pin Description =====  
POC\_0  
ENET\_SEL  
0: disable, 1: enable  
===== POC [3:1] =====  
VDSP/IDSP/DRAM/CORTEX  
000: 312 / 408 / 600 / 816 Mhz  
001: 252 / 348 / 396 / 720 Mhz  
010: 240 / 336 / 528 / 720 Mhz  
011: 144 / 144 / 396 / 672 Mhz  
100: 432 / 408 / 600 / 792 Mhz  
101: 312 / 432 / 336 / 504 Mhz  
110: 348 / 408 / 600 / 1008 Mhz  
111: 216 / 216 / 216 / 216 Mhz  
===== POC [5:4] =====  
Boot Mode[1:0]  
00: SPI-NOR Flash  
01: NAND  
10: MMC  
11: SPI-EEPROM  
===== POC\_6 =====  
ENET\_PHY\_ENET\_SEL  
0: MII  
1: RMII  
===== POC\_7 =====  
USB\_PHY\_12Mhz  
0: default 24Mhz  
1: 12Mhz  
===== POC\_8 =====  
Boot Bypass  
0: disable  
1: enable  
===== POC\_9 =====  
Freq\_RAMP\_Enable  
0: Disable  
1: Enable  
===== POC\_10 =====  
Force\_USB\_boot  
0: Disable  
1: Enable  
===== POC [12:11] =====  
CLOCK\_SRC\_MODE[1:0]  
00: normal mode  
01: ref clock  
10: reserved  
11: reserved  
===== POC\_13 =====  
Ref\_clock\_is\_48Mhz  
0: Disable  
1: Enable  
=====

POC [19:14]  
Boot Options [5:0]

(See table below)  
===== POC [27:20] =====  
No Pins (always 0)  
===== POC\_28 =====  
USB0\_MASK\_IDDIG0  
0: Use IDDIGO signal from PHY to configure it as Host or Device  
1: Mask IDDIGO signal from PHY and use POC\_29 for USB type selection  
===== POC\_29 =====  
USB0\_TYP\_SEL Configure USBPHY0  
0: Host  
1: Device  
Note: valid only when POC\_28 is set to 1  
POC [29:28] are ignored when POC\_10 is 1  
===== POC\_31 =====  
Source of sys config data  
0: config data is set by pins  
1: config data is read from on-chip efuse rom  
=====

	SPINOR	NAND	MMC	SPI	Force USB
boot_option[5]	--	2*2k page boot mode.	--	--	--
boot_option[4]	Use 2 bytes address	NAND page size	--	byte_address[1]	--
boot_option[3]	Use alternative clock	NAND read confirm	sd4_boot	byte_address[0]	--
boot_option[2]	SPI mode selection	NAND ECC BCH enable	sd8_boot	--	--
boot_option[1]	LSB first	NAND spare cell 2X	hs_boot	--	--
boot_option[0]	Boot pin selection. 0: Use xx_sc_* f or NOR_SPI. 1: Use xx_smio_* for NOR_SPI.	Flash fast boot	ddr_boot	--	--


boot\_option[5:0] Table


















LVDS_VDDA11	STATUS	
SOC_VDDA	LVDS/MIPI/SLVS	Switch{1:2} = {off:on}
SOC_VDDA18	LVCMS	Switch{1:2} = {on/off}







Test vias for T length tuning  
For DDR addresses, command & control signals





# IR Receive Module




# External I2C Connector






# CVBS







# USB0 SLAVE PORT



# USB0 HOST PORT



# USB1 Host Port



USB0_SEL	STATUS	JUMP[2:3]
0	HOST	JUMP[2:3] = Short
1	SLAVE	JUMP[1:2] = Short

# USB0 Port Select:

0 -> Host  
1 -> Slave

**AMBARELLA**  
C1,1F,Not\_Li-Hain1st Rd,Hainchu  
Science Park,Hainchu City 30078,Taiwan, R.O.C.  
Tel: +886-3-666-6628  
Fax: +886-3-666-1282

**Confidential**

Title: A12 EVK Dragonfly Option-A  
USB/HDMI/Analog Vout



Size: C Document Number: AB120-101-V11A-150323 Rev: 1.1A





Date: Monday, March 23, 2015 Sheet: 11 of 21

```
(1) 1st VIN [7:0] SLVS / MIPI
    2nd VIN [9:8] SLVS / MIPI

(2) Single VIN [9:0] LVDS

(3) 1st VIN [7:0] LVCMOS 1.8v
    2nd VIN [9:8] SLVS only
```





# Video output modes:

Digital RGB mode (video output modes 0/1/2 for 3-bit output to the LCD)

Bits	Mapped to signal	Notes
VD0_OUT[15:8]	Unused	VD0_OUT[7] is MSB
VD0_OUT[7:0]	Interleaved R,G,B	

5:6:5 RGB Mode (Video Output Mode 3 for 16-bit RGB Output to the LCD)

Bits	Mapped to signal	Notes
VD0_OUT[15:11]	Upper 5 bits of the Red channel	VD0_OUT[15] is MSB
VD0_OUT[10:5]	Upper 6 bits of the Green channel	VD0_OUT[10] is MSB
VD0_OUT[4:0]	Upper 5 bits fo the Blue channel	VD0_OUT[4] is MSB

656 YCbCr Mode (Video Output Mode 4 for D1 - 480i and 576 Resolution)

Bits	Mapped to signal	Notes
VD0_OUT[15:8]	Unused	Output data rate is 13.5 MHz Clock rate is 27 MHz
VD0_OUT[7:0]	Interleaved Cb, Y, Cr, Y ...	

16-bit 656 YCbCr Mode (Video Output Mode 4) and 16-bit YCbCr Mode (Video Output Mode 5)







Bits	Mapped to signal	Notes
VD0_OUT[15:8]	Interleaved Cb, Cr	VD0_OUT[15] is MSB
VD0_OUT[7:0]	Y	VD0_OUT[7] is MSB




**AMBARELLA**

C1,1F, No1 Li-Hsin 1st. Rd., Hsinchu  
Science Park, Hsinchu City 30078, Taiwan, R.O.C.  
Tel: +886-3-666-8828  
Fax: +886-3-666-1282

**Confidential**

Title: A12 EVK Dragonfly Option-A		
Digital Vout		
Size B	Document Number: AB120-101-V11A-150323	Rev 1.1A
Date: Monday, March 23, 2015	Sheet 13	of 21







**Strap pins**

RXD0 -> 0 CLK\_REF ouput  
1 CLK\_REF input from MAC (default)




RXD1 -> 0 (default) LED mode  
1 WOL mode

		<b>AMBARELLA</b> C1,1F, No.1 Li-Hsin 1st. Rd., Hsinchu Science Park, Hsinchu City 30078, Taiwan, R.O.C. Tel: +886-3-666-8828 Fax: +886-3-666-1282	
		<b>Confidential</b>	
Title: A12 EVK Dragonfly Option-A			
ETN			
Size B	Document Number	AB120-101-V11A-150323	Rev 1.1A
Date:			











# UART





BT_SEL	STATUS	JTAG[1:2]
0	Debug Port	= Open
1	Bluetooth	= Short







SD / SDHC / SDXC with UHS-I support (SD Port-0)



SD / SDHC / SDXC (SD Port-1) FOR WIFI



V\_SDIO 3.0V@2A For SD Port 1



V_SDIO	
3.0V	JUMP [1:2] = Open
1.8V	JUMP [1:2] = Short

**AMBARELLA**

C1,F,Not\_Li-Hsin1st Rd,Hsinchu  
Science Park,Hsinchu City 30078,Taiwan, R.O.C.  
Tel: +886-3-666-6628  
Fax: +886-3-666-1282

**Confidential**






Title: A12 EVK Dragonfly Option-A

Size C Document Number: AB120-101-V11A-150323

Date: Monday, March 23, 2015

Sheet 18 of 21






Revision History

Revision	History	Date	Note
V10A	Initiated schematics (first draft)	April 1, 2014	
V11A-140701	Add U45	June 6, 2014	
V11A-150323	Change SOC_VDD & SOC_VDDA from 1.1V to 1.0V Support 2 Vin	January 31, 2015	R446: 4.32K/1% -> 3K/1% R443: 3.74K/1% -> 2.49K/1% R200: 0/NC -> 0 R225: 0 -> 0/NC R204: 0 -> 33/1% R205: 0 -> 33/1% R206: 0 -> 0/NC R207: 0/NC -> 0  R150: 1K/1% -> 0

Confidential  
For PROTRULY Only



**AMBARELLA**  
C1,1F, No1, Li-Hsin1st. Rd., Hsinchu  
Science Park, Hsinchu City 30078, Taiwan, R.O.C.  
Tel: +886-3-666-8828  
Fax: +886-3-666-1282

**Confidential**

TitleA12 EVK Dragonfly Option-A

Revision History

Size B	Document Number	AB120-101-V11A-150323	Rev t.1A
--------	-----------------	-----------------------	----------

Date: Monday, March 23, 2015	Sheet 21 of 21
------------------------------	----------------