





Table of Contents

REVISIO	ON HISTORY	4
FEATUR	RES	5
GENER	AL DESCRIPTION	11
BLOCK	DIAGRAM	12
PIN CO	NFIGURATION	13
PIN COI	NFIGURATION	14
1.	TFBGA-345.	14
PIN DES	SCRIPTIONS	
1.	NT96663BG 345 PINS System interface (9)	17
1.1.	System interface (9)	17
1.2.	RTC & Power Button Controller (6)	17
1.3.	DRAM interface (50)	17
1.4.		19
1.5.	Memory Card interface (36)	21
1.6.	LCD interface (31)	23
1.7.	PWM (20)	26
1.8.	Peripheral I/O (19)	27
1.9.	Dedicated I/O (2)	28
1.10	D. ADC interface (6)	29
1.11	L. Audio Codec(9)	29
1.12	2. TV interface (1)	29
1.13	3. Vx1 (5)	29
1.14	f. MIPI DSI (11)	29
1.15	5. HDMI (11)	30
1.16	5. USB device interface (3)	30
1.17	7. Power (91)	30
PACKA	GE INFORMATION	32





1		TFBGA-345	32
ELE	ECTR	ICAL CHARACTERISTICS	33
1		ABSOLUTE MAXIMUM RATINGS	33
2	_	ESD PERFORMANCE	34
3	-	LATCH-UP IMMUNITY	34
4	_	RECOMMENDED OPERATING CONDITIONS	34
5	_	AC/DC CHARACTERISTICS	35
	5.1.	Power on Sequence	35
	5.2.	General I/O	38
	5.3.	Specific function I/O(RTC, Reset, LVD and PBC)	40
	5.4.	DDR3 / DDR3L Interfance	41
	5.5.	High speed serial interface(MIPI CSI, LVDS, HiSPi)	43
	5.6.	ADC	
	5.7.	Audio Codec	46
	5.8.	TV encoder	47
	5.9.	MIPI DSI Tx	47
	5.10		52
	5.11.	USB STORY	
	5.12	. USB Charging Port Detect	57
^	5.13		57
OR	DEBU	NG INFORMATION	61
	A T- 1 / 1.	NG INFORMATION	U I



Revision History

Rev.	Date	Author	Contents
0.1	2014/10/01	Kevin Hung	First draft version.
0.2	2014/12/12	Kevin Hung	Add pin assignment
			Correct pin number, pin description and feature
0.3	2015/02/16	Kevin Hung	Correct pin mux table about UART2/UART3
			Modify core logic operating voltage
0.5	2015/05/28	Kevin Hung	Release for alpha site
0.6			·
	~ N	11 11	
~ 1			
M		$J (I \cap I) = I$	
"	2		
		U	



Features

■ High Performance 32-bit CPU

- □ Dual MIPS32 24Kec with ASE DSP extension
- □ MMU embedded
- □ Main: 16KB instruction and 16KB data cache and operation frequency up to 420 MHz
- ☐ Secondary: 16KB instruction and 16KB data cache and operation frequency up to 420 MHz
- □ Embedded ICE makes firmware debugging easier
- □ CPU operating frequency on the fly programmable

■ High Performance CEVA MM3101 Image/Video Dedicated DSP(NT96669 only)

- □ Program cache 32 KB and dedicated SRAM size 96 KB
- □ Max. operation frequency 270 MHz

■ Power Management features

- □ Firmware configurable operating frequency of each functional block to meet best power budget
- □ Internal power domain partition

■ Integrated Clock Generator

- Internal PLL with spread spectrum capability
- □ 12MHz system/USB oscillator
- □ 32768Hz RTC oscillator

■ Scalable Memory Bus Architecture

- ☐ 16-bit DDR3 SDRAM bus, supporting up to 4Gb
- □ DRAM operating frequency up to 600MHz/DDR3 or 480MHz/DDR3L
- ☐ Tunable DDR frequency on the fly for power saving

■ Sensor Interface Engine

- □ Support up to 50M pixel CMOS image sensor
- Support high speed serial interface like sub-LVDS/MIPI(1.5G)/HiSPi up to 10 channels and 2 clocks for most commercial CMOS sensors including Sony, Panasonic, Aptina, Samsung, Sharp and Omnivision, etc.
- Support parallel sensor interface for most commercial CMOS sensors including Aptina and Omnivision
- □ Support max. 4 BT.601/656(8-bit) video input
- ☐ Support 12-bit sensor data input
- □ Support burst shot up to 12 fps for 20MP sensor
- □ Support parallel interface sensor pixel clock up to 120MHz





	Support HDR sensor composition such as SONY DOL mode and Omnivision staggered mode
	Built-in color pattern generation
	Sensor black level clamping
	Efficient defect concealment algorithm
	Raw image scale down for video & high ISO image
	Flexible image analysis flow for AE, AWB and AF purpose
	Programmable histogram analysis
	R/G/B Gamma LUT for sensor linearization correction
	In-pipeline lens shading compensation technology
	In-pipeline color shading compensation technology
	In-pipeline geometric distortion correction technology
	In-pipeline color aberration correction technology
	Support perspective distortion correction for image stitching pre-processing
	Support CMOS sensor spatial crosstalk cancellation
	Support in-frame dark frame subtraction with smart defect detection algorithm
	Support EIS with gyro-sensor input
	Support rolling shutter correction for CMOS sensor
	Mechanical shutter control
	Flash light control
l In	nage Processing Engine
	Advanced image pipeline architecture for multi-purpose hardware acceleration
	Proprietary advanced anti-alias Bayer CFA color interpolation
	Advanced edge rendering control and continuity enhancement
	Powerful noise reduction technology for still and video recording
	Support advanced motion compensated temporal filtering (MCTF) for efficient video noise
	reduction
	Support temporal noise reduction with ghost reduction
	R/G/B Gamma LUT
	High precision color correction matrix for sRGB or specific color requirement
	Brightness/contrast and hue/saturation adjustment
	Specific color control technology (Patented)
	3D color conversion for specific color preference tuning
	False color suppression
	Wide dynamic range (WDR) for global/local illumination enhancement

NTIAL



☐ HW acceleration for multiple frames HDR and night shot composition

■ Image Manipulation Engine

- ☐ High quality scaling engine for seamless digital zooming from 1/16x to 16x
- □ Advanced super resolution technology for digital zoom quality
- Support thumbnail image generation
- □ Forward/inverse color space transform

■ Face Detection Engine

- Very high speed face detection and tracking
- High accuracy under different light source
- □ Programmable target data base

■ Digital Image Stabilizer

- □ Remove unintended hand movement from an image sequence
- ☐ Single frame compensation for video (Total compensation)
- □ Accumulate frame compensation for video (Smart compensation)
- □ Programmable total compensation range
- □ Accommodate resolution 1080p

■ LCD/TV Display

- □ Support dual display including LCD panel and HDMI/TV display simultaneously
- ☐ High performance scaling up/down engine, programmable gamma correction, color transform and color management for LCD or TV display
- Separate OSD for LCD panel and TV
- □ Support digital LCD interface for AUO, Casio, CMI (all digital panels will be supported)
- □ Support 24-bit RGB parallel interface LCD panel up to 1024x1024 resolution
- □ Support 90° rotation/flip/mirror
- □ Support PAL / NTSC video encoder (CVBS format)
- □ Integrated 1 internal 10-bit video DACs
- □ Support digital interface BT.601/656/1120 output port
- □ 3.3V / 1.8V LCD / Digital video out

■ HDMI

- □ Support HDMI v1.3a
- Support DDC with maximum 100khz access rate for CEA-861-D format
- Support 16 bits PCM 32 KHz, 44.1 KHz, 48KHz for maximum 2 channels audio output
- □ Support 1080p60 display

■ Graphic Engine

2015/05/28 - 7 - Version 0.5



	Copy and paste
	Geometric operation including mirror, flip and rotation
	Arithmetic operation including addition, subtraction, color keying, logic operation and alpha
	blending
	Support anti-alias affine transform
	Support hardware acceleration for multi-frame processing
C	ipher
	64-bit DES, 3DES, and AES-128
	Both encryption and decryption
	Big and little endian of input data
ΙH	.264/AVC CODEC
	Support encoder BP/MP, level 4.1
	Support encoder HP, level 4.2
	Support real-time capability for 1080p60, 1080p30, 720p120, 720p60, 480p240, 480p120
	Support full frame still capture while video recording
	H.264 high/main profile
	1 reference picture for P-frame, 2 reference pictures for B-frame
	Support video format MP4, AVI, MOV
	Support bit rate control
	Automatic frame sync for high frame rate
F	W Audio CODEC
	AAC encode / decode (32KHz, 48KHz @ 192kbps)
	ADPCM encode / decode
ı H	/W Audio CODEC
	Mono 16-bits ADC audio recording
	Mono 16-bits DAC audio playback
	Programmable ALC / Noise Gate I
	Audio sampling rate: 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48kHz
	Support one microphone inputs
	On-chip speaker driver / mono headphone drive
IJ	PEG CODEC
	Supports Motion JPEG 30fps@1080P30 video clip/playback function
	Max. pixel clock 240Mpixel / sec
	Support ISO/IEC 10918-1 baseline JPEG compression/decompression.



	Still image maximum resolutions will be up to 65536x65536 pixels
	Support input format: 422, 420, 411, 400, 211
	JPEG supports downloadable Quantization and Huffman tables
	Support Exchangeable Image File format (EXIF 2.2.3 and newer)
	Support MPO file format for 3D image
■ D	Pigital Audio Interface
	Support I2S codec interface
	Audio clock generator
■ D	Oual Graphic-based OSD
	Support 8-bit palette and ARGB(8565 or 8888) OSD architecture
	256 colors simultaneously out of true color at 8-bit palette OSD
	8 levels of opacity for 8-bit palette OSD
	Programmable width & height to meet LCD/TV's resolution exactly
	Dedicated 16 face frames for face detection function
S	storage Memory Controller
	Secure Digital card and SDIO (3 sets)
	Support SD 3.0
	Support UHS-I: UHS50, UHS104 (Max. freq. 96MHz)
	Support eyeFi for wireless connection
_ \	SLC NAND type flash
U	SB3
	Fully compliant with USB2.0 device/host (2 sets)
	High speed (480Mbps) supported
	Optionally switchable to be fully compliant with USB 1.1
	Support Control / Isochronous / Interrupt and Bulk transfer
	Support PC camera mode
	imers
	RTC can be powered by separate backup battery and operating from 1.5V to 3.3V
	Watch dog timer
	20 programmable HW timers support resolution up to 3MHz and 32 bits counter
■ P	Peripheral Interface
	Support 20 channels PWM including built-in 16 (4 sets) pattern generators for μ-Stepping motor



control

- Support GPIO and flexible PWM interface with micro-stepping
- □ Support programmable 3-wired serial interface
- □ Support SPI interface (5 sets)
- Dedicated SPI for gyroscope reading
- □ Support NFC & BLE4.0 interface
- □ Support UART interface (4 sets)
- Support 6 channels of 10-bit ADC, the max. sample rate up to 12.5 KHz per channel
- □ Embed Ethernet 10M/100M MAC and RMII interface to PHY

■ On-chip Boot Strap Loader

- □ Built-in on-chip mask ROM
- User program can be stored in NAND-type flash and external static memory is not necessary
- □ On-chip mask ROM can be disabled
- □ System can boot from SPI NOR/Nand flash, NAND flash, memory cards, eMMC and USB

■ Triple Voltage Power Supply

- □ 1.15V core logic voltage
- □ 1.5V DDR3 or 1.35V DDR3L SDRAM interface voltage
- □ 3.3V I/O interface and analog circuit voltage


■ Package

NT96663BG: 345 ball TFBGA, 14x14 mm²




General Description

NT96663BG is a high image quality, high performance, power saving and cost effective digital still camera (DSC) and digital video camera (DV) controller with excellent digital still image capturing and video streaming capabilities. It is targeted for the application of VGA to 50M pixel DSC/DV resolutions. It can be easily adapted to many high speed CMOS and conventional CCD image sensors with on chip programmable interface timing approach. The controller provides sophisticated video processing methods with built-in hardware acceleration pipeline. This is essential for achieving high performance for per-shot, shot-to-shot, and continuous shooting pictures. The controller provides flexible mechanism for auto white balance, auto exposure and auto-focusing in order to better tradeoff hardware and software efforts over the performance. Embedded H.264 video CODEC supports video recording up to full-HD 1080p60/i60. The HDMI 1.3 Tx is also equipped for HDTV output. Rich storage interfaces are supported to make it ideal for the storage of still pictures and video streaming data. The USB2.0 high speed interface can upload/download the audio/video data efficiently to/from PC.





Block Diagram





Pin Configuration

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	_
Α	gerick ^o	(gride	(MC18)	(MCI6)	(grit?)	GRILL	(GPIET)	(gritt [®])	(GPICE)	e Grides	A VICT	Gent	(51.70°	(F1.78°	(FL TAP	(SL)TER	(SLIN)	(FI TOP)	(41.2K)	AGAD VAL	(H.S.)	Α
В	(gub)	GRITI	(MC20)	(KZŽŽ	(MCIT)	(SPICE)	(GPICH)	gerit!	gentl ⁹	(grid)	(Selle)	Gerth	S. Jan	(F. Tan)	(FL TAN)	(FI.TEN	E TIM	(FI TOWN	(41.54g	PARTIE AND	(H) SAS	В
С	(Int	DR THE	(gride	(MC19)	Jer of	(ART)	gentl ³	g GPIETO	84.)	2 SACA	(GRID)	gentlo	ST. THE	(F1.23)	Figgs	(21.78°	(F1.788)	Figh	AVID AVID	MC SIRS	W. 5 Jun	С
D	R. Jil	(ghi)	DR. JIL	P CEPITOS			(Britte	(GPIDA	R GRIDEO	SH JHD	(griff)	(10) st	ET JAK	(51.73M)	FI CHENT	ET JOH	(51.78m)	FISH	ACHIL AVID	WD Julox	W S Jag	D
E	(R. JOS)	M Just	ED CHE		(dig)														Mach	NO AR	(Sat)	Е
F	(B. JII)	(Jan	D'CHES.					(Gridig	(griding)			+	at	۰ ۵				4	MEND SOF	Will Say	(Set 2)	F
G	(Jan	(gra)	(A Zil)	(ID)	(BD , TO		(K23)	Gertal	Series .	Gentler		W. Year		DAB YES ID				P (Gridge)	& Cartica .	R GRIDE'S	(72g)	G
н	Dr. Jano		D. Color Lange	(K225)			(MC22	(MCSW)	Tille	(CHID)	(MD JKS)	Till	Tith	Titte	War.			P (Griff)	R CARTON	A CANTON	R COPIED	Н
J	OF 28	(Jan	Maria M	(gra)			(MC26)	(MC2T)	(100g)	(CHO)	CHE	CHE	CHE	Tille	(III)			P CONTROL	& Caritago	S (Ballia)	(Griff)	J
К	(Maria)	(Arg)	80 J3	,		^	MI Jan	Mr. Jahr	(100g)	(chin)	CHE	(chil)	Chi	(GMD)	R COPIES			Mr. 3M		HART	. –	K
ᅵ	The Justin		WANTED IT	,		100 Jaril	(dela)	(della)	(1994)	(HD)	CHE	(dig)	(dell)	(GMD)	DEPICE			REND HOW!		Mar Trid		L
М	(A)	(B) Jg	D TOD JOH	# 1885			Mr. Jah	AN JANG	(100g)	Tila	CHID	(dig)	TITH	Tilde	BEPIET			Man Jan		HE TREE		М
N	(Br. Za)	(gra	(4) t	180 3867			40	Mrs.	(KC)	Tila	CHO	Cher	Cole	TIME	TITE			Will The				N
Р	& CON.	(Cont	CHO JARTI	Q CAS			D'IN	W. Lill War	(1004)	(100g)	Contra	CDE	Chee	Me To				Result	Se Say	(ESTE)	(b) AC	Р
R	A ARS	(dil)	& CAR	(P. VE			ED THE	(MCIA)	Chia	Con	(M) La	CD3	Che	JAC THE	(III)	(M) III		(No Ex			•	R
Т	DR AID	(Fig.)	St. Black	82 38R							Miles								WHO YES	Will Tay	16. Ab.	Т
U	(Br. bg)	Se Se	(Ba by	(R. ALP															(KZ36)	JAC TAS	(24.)	U
V	(Pr. Pr.	(B. W.)	(Br. Page	(Ba by			E THE	ED THE	COR	Cons	Cont	Ches	Che	CDE	ACTED TO		ST THE	ST JOH	(KC33)	MAGTER	(28. Ja	\ \
W	(Br. ba)	(gr. All)	(P. F.)	(*C2)	(MCIO)	(ACIS)	(K)	150	CDE	Cond	Cons	CINE	CDE	(CD25)	* Toright	«S	STAR	STAR	(KC3E)	(MC31)	(1872)	W
Υ	(JR AN	M SESTITE	(Br. hg)	(K23)	150	(MC12)	(D) IM	RD JEE	(103)	(LEDT)	(CDA)	Cons		REGISTARY)	THE STATE OF		E 1334	Story.	ST. TOTAL	(K229)		Y
AA	(D. AL	DR MIS	(kC)	450	(m) X	(MCII)	(MC13)	ACHE PAIC	(LCBR)	(LTS)	(Ling)	(John)	Cont	A TO MEL	THE SE	(STOR	\$1.138	(Frigg)	ST. Ing	(KZZO)	Mr. Jak	AA
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	

2015/05/28 - 13 - Version 0.5



Pin Configuration

1.

TFBGA-345

Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name
A1	P_GPIO40	E20	AUD_VRP	L11	GND	U2	DR_BA1
A2	P GPIO2	E21	SPK_N	L12	GND	U3	DR A3
A3	MC18	F1	DR D11	L13	GND	U4	DR A12
A4	MC16	F2	DR D8	L14	GND	U19	MC30
A5	P GPIO3	F3	SD CAP2	L15	DGPIO0	U20	JTAG TMS
A6	P_GPIO5	F8	P GPO12	L18	AGND_HDMI	U21	USB DP
A7	P GPIO7	F9	P_GPIO18	L19	HDMI_PLUG	V1	DR A5
A8	P_GPIO9	F19	AGND_SPK	L20	HDMI_TX1N	V2.	DR_A1
A9	P_GPIO17	F20	AVDD_SPK	L21	HDMI_TX1P	V3	DR_A2
A10	P_GPIO22	F21	SPK P	M1	DR_D7	V4	DR A4
A11	SN MCLK	G1	DR D9	M2	DR D5	V7	AD IN3
A12	S GPIO5	G2	GND	М3	DVDD DR11	V8	AD INO
A13	HSI_D0P	G3	DR_D10	M4	DR VREF	V9	LCD5
A14	HSI_D2P	G4	VDD_IO	M7	VDD DRIO	V10	LCD13
A15	HSI D4P	G5	VDD IO	M8	VDD DRIO	V11	©D17
A16	HSI D5P	G7	MC23	M9	VDDK.	V12	LCD22
A17	HSI_D7P	G8	P_GPIO10	M10	VDDK	V13	LCD27
A18	HSI D9P	G9	P GPIO14 II	M11	GND	V14	LCD29
A19	VX1 RXN	G10	P GPIO21	M12	GND	V15	AGND DSI
A20	AGND VX1	G11	GND_HSI	M13	VDDK	V17	DSI D1N
A21	VX1_SLN	G12	AVDD_HSI_K	M14	VDDK	V18	DSI_D0N
B1	GND	G13	AVDD HSI RX	M15	DGPIO1	V19	MC33
B2	P GPI01	G14	VDD HSLIO	M18	AGND DAC	V20	JTAG TCK
B3 _	MC20	G15	NC NC	M19	AVDD_HDMI	V21	USB_DM
B4	MC21	G18	P GPIO25	M20	HDMI TX0N	W1	DR_A9
B5	MC17 N	G19	P GPIO24	M21	HDMI TX0P	W2	DR A11
B6	P GPIO8	G20	P_GPIO23	N1	DR D4	W3	DR A7
B7	P_GPIO11	G21	LN_R	N2	GND	W4	MC5
B8	P GPIO15	H1	DR DM0	N3	DR D6	W5	MC10
B9	P GPIO19	H2	DR DM1	N4	VDD DRCLK	W6	MC15
B10	S_GPIO4	H3	DVDD_DLL15	N7	MC0	W7	MC7
B11	S_GPIO8	H4	MC25	N8	MC2	W8	MC9
B12	S_GPIO6	H7	MC22	N9	MC4	W9	LCD2
B13	HSI D0N	H8	MC24	N10	VDDK	W10	LCD10
B14	HSI_D2N	H9	VDDK	N11	GND	W11	LCD18
B15	HSI_D4N	H10	GND	N12	LCD23	W12	LCD16
B16	HSI D5N	H11	GND HSI	N13	LCD24	W13	LCD20
B17	HSI D7N	H12	VDDK	N14	VDDK	W14	LCD25
B18	HSI D9N	H13	VDDK	N15	VDDK	W15	AVDD DSI K
B19	VX1 RXP	H14	VDDK	N18	AVDD_DAC	W17	DSI D1P
B20	AVDD VX1	H15	VX1 REXT	N19	TV CVBS	W18	DSI_D0P
B21	VX1_SLP	H18	P_GPIO33	N20	HDMI_TXCN	W19	MC32
C1	DR D14	H19	P_GPIO32	N21	HDMI_TXCP	W20	MC31
C2	DR D12	H20	P GPIO31	P1	DR CLK#	W21	VBUS
C3	P GPIO0	H21	P GPIO26	P2	DR CLK	Y1	DR A6
C4	MC19	J1	DR D2	P3	GND	Y2	DR_RESET#
C5	UART_RX	J2	DR D0	P4	DR_CAS#	Y3	DR_A8
C6	UART TX	J3	AGND DLL	P7	AD IN5	Y4	MC3
C7	P GPIO13	J4	GND	P8	AVDD ADC	Y5	MC8
C8	P_GPIO16	J7	MC26	P9	VDDK	Y6	MC12
	1_0:10:10	. 01	IVIOZU		V D D IX		IVICIZ

2015/05/28 - 14 - Version 0.5



NT96663

C9	SN_VD	J8	MC27	P10	VDDK	Y7	AD_IN4
C10	SN_PXCLK	J9	VDDK	P11	LCD15	Y8	AD_IN1
C11	S_GPIO9	J10	GND	P12	LCD21	Y9	LCD3
C12	S_GPIO10	J11	GND	P13	LCD26	Y10	LCD7
C13	HSI_D1P	J12	GND	P14	JTAG_TDI	Y11	LCD4
C14	HSI_D3P	J13	GND	P18	PWR_SW4	Y12	LCD8
C15	HSI_CK0P	J14	VDDK	P19	PWR_SW3	Y13	LCD19
C16	HSI_D6P	J15	VDD_IO	P20	TESTEN	Y14	AGND_MPLL
C17	HSI_D8P	J18	P_GPIO37	P21	VDD_RTC	Y15	XTAL_SYSO
C18	HSI_CK1P	J19	P_GPIO36	R1	DR_RAS#	Y16	AVDD_DSI_IO
C19	AVDD_AUD	J20	P_GPIO35	R2	ODT	Y17	DSI_D3N
C20	MIC_BIAS	J21	P_GPIO34	R3	DR_CKE	Y18	DSI_CKN
C21	MIC_R_INN	K1	DR_D1	R4	DR_WE#	Y19	DSI_D2N
D1	DR_D13	K2	GND	R7	AD_IN2	Y20	MC29
D2	GND	K3	DR_D3	R8	MC14	Y21	RESET#
D3	DR_D15	K7	VDD_DRIO	R9	LCD12	AA1	DR_A14
D4	P_GPIO39	K8	VDD_DRIO	R10	LCD14	AA2	DR_A13_
D7	P_GPIO6	K9	VDDK	R11	VDD_LCD	AA3	MC1
D8	P_GPIO4	K10	GND	R12	LCD30	AA4	MC6
D9	P_GPIO20	K11	GND	R13	LCD28	AA5	VDD_MC
D10	SN_HD	K12	GND	R14	JTAG_TDO	AA6	MC11
D11	S_GPIO7	K13	GND	R15	VDD_IO	AA7	MC13
D12	VDD_SN	K14	GND	R16	VDD_IO	AA8	AGND_ADC
D13	HSI_D1N	K15	P_GPIO38	R18	PWR_EN	AA9	LCD1
D14	HSI_D3N	K18	DDC_SDA	R19	PWR_SW1	AA10	LCD5
D15	HSI_CK0N	K19	DDC_SCL	R20 \	XTAL_RTCI	AA11	\LCD0
D16	HSI_D6N	K20	HDMI_TX2N	R21	XTAL_RTCO	AA12	LCD9
D17	HSI_D8N	K21	HDMI_TX2P)TI	DR_A10	AA13	LCD11
D18	HSI_CK1N	L1	DR_DQS0#	T2	DR_CS#	AA14	AVDD_MPLL
D19	AGND_AUD	L2	DR_DQS0	T3	DR_BA2	AA15	XTAL_SYSI
D20	AUD_VMIDX	L3	AVDD_DLL33	T4	DR_BA0	AA16	DSI_CAP
D21	MIC_R_INP	L6	VDD DRIO	T1 1	VDD LCD	AA17	DSI_D3P
E1	DR_DQS1_ 🔽	LŻ	GND	T19	AGND_USB	AA18	DSI_CKP
E2	DR_DQ\$1#	L8	GND	T20	AVDD_USB	AA19	DSI_D2P
E3	SD_CAP	L9	VDDK	T21	VDD_VBAT	AA20	MC28
E5	GND	L10	GND	U1	DR_A0	AA21	JTAG_TRST
E19	AUD CAP						

Note:



Pin Descriptions

I = input port with Schmitt trigger

O = output port with normal driving/sinking

I/O = bi-directional port with normal driving/sinking and Schmitt input

mvI/O = multi voltage bi-direction port with Schmitt input

HSI = high speed serial interface with multi voltage input port

I/Osw = bi-directional port with strong driving/sinking and wide Schmitt input range

I/Ow = bi-directional port with wide Schmitt input range

I/Os = bi-directional port with strong driving/sinking

I/Os2 = bi-directional port with strong driving/sinking

I/Oss = bi-directional port with strong driving/sinking

I/Oz = bi-directional port with large pull/down resistor

I/O_{5VT} = bi-directional port with normal driving/sinking and Schmitt input

OD = open drain output with normal sinking

I/OD = bi-directional port, open drain output

LVD = low voltage detect function pin

p/u = internal pull-up

p/d = internal pull-down

AI = analog input port

Al_{5VT} = analog 5V tolerant input port

AO \(\daggerapsis \) analog output port

AI/O = analog bi-directional port

H = output high

L = output low

P = power or ground

Note: * means this pin has interrupted function.



1.

NT96663BG 345 pins

Total: 345 pins

Alternative GPIO: 160 pins

1.1. System interface (9)

	Cyclem interrace (. ,		
Pin No.	Name	Type	Reset	Descriptions
AA15	XTAL_SYSI	Al	-	Crystal input for system oscillator. (12MHz)
Y15	XTAL_SYSO	AO	-	Output for system oscillator.
Y21	RESET#	LVD	p/u	System Reset. Connect a capacitor to ground for reset time control.
P20	TESTEN	I	I p/d	Test mode enable. Keep low for normal operation.
AA21	JTAG_TRST / DGPIO6*	IOs	l p/d	CPU's JTAG test logic reset(active low).
U20	JTAG_TMS / DGPIO7*	IOs	l p/d	CPU's JTAG test mode select.
V20	JTAG_TCK / DGPIO8*	IOs	l p/d	CPU's JTAG test clock input.
P14	JTAG_TDI / DGPIO9*	IOs	l p/d	CPU's JTAG test data input.
R14	JTAG_TDO / DGPIO10*	IOs	I p/d	CPU's JTAG test data output.

1.2. RTC & Power Button Controller (6)

Pin No.	Name	Type	Default	Descriptions
R20	XTAL_RTCI	AI		Crystal input for real time clock oscillator. (32.768KHz).
R21	XTAL_RTCO	AO	-	Output for real time clock oscillator.
R19	PWR_SW1*	AI	I p/d	Power on/off signal input. (ON/OFF switch use)
P19	PWR_SW3	Al	I p/d	Power on/off signal input.
P18	PWR_SW4	Al	I p/d	Power on/off signal input. (Bettery in use)
R18	PWR_EN	AO	-	Power enable signal output.

^{*} PWR_SW can trigger interrupt (share RTC interrupt). If this pin isn't used, Novatek recommends connecting this pin to GND.

1.3. DRAM interface (50)

Pin No.	Name	Type	Reset	Descriptions
Y2	DR_RESET#	0	-	Reset signal output for DDR3 DRAM.
T2	DR_CS#	0	-	DRAM chip select
R2	ODT	0	-	DRAM on die terminator control
P2	DR_CLK	0	-	DDAM differential alack autout
P1	DR_CLK#	0	-	DRAM differential clock output.
R3	DR_CKE	0	-	DRAM clock enable.

2015/05/28 - 17 - Version 0.5





P4	DR_CAS#									
R1	DR_RAS#	0	_	DRAM control signals						
R4	DR WE#			21 th and 30 miles of signals						
M4	DR VREF	Al	_	DRAM reference voltage input.						
T4	DR_BA0	7 (1		DIV WITOTOTOTO VOILAGO INPAL.						
U2	DR_BA1	0	_	DRAM bank select.						
T3	DR_BA2			BTO WI Barin Goldon.						
U1	DR_A0									
V2	DR A1									
V3	DR_A2									
U3	DR_A3									
V4	DR_A4									
V1	DR_A5									
Y1	DR_A6									
W3	DR_A7	0	_	DRAM address bus.						
Y3	DR_A8			DITO WIN addition bad.						
W1	DR_A9									
T1	DR_A10									
W2	DR_A11									
U4	DR_A12									
AA2	DR_A13									
AA1	DR_A14									
H1	DR_DQM0		7 ((DRAM data mask: DQM0 corresponds to DQ0-DQ7 and						
H2	DR_DQM1	0	(- (DQM1 corresponds to DQ8-DQ15.						
L2	DR_DQS0	1	1							
L1	DR_DQS0#	1/2	26	DRAM data strobe. DQS0 corresponds to DQ0-DQ7 and						
E1 /	DR_DQS1	1/0		DQS1 corresponds to DQ8-DQ15.						
~E2\((DR DQS1#	\Rightarrow \parallel	()) <i>(</i>) '							
72	DR_D0 \ \\	1) 1								
K1	DR_D1									
J1	DR_D2			DRAM data bus input/output, lower byte.						
K3	DR_D3	1/0		· · · · · · · · · · · · · · · · · · ·						
N1	DR_D4	I/O	-	(Each bits of lower byte may be permuted to make						
M2	DR_D5			routing simpler).						
N3	DR_D6									
M1	DR_D7									
F2	DR_D8									
G1	DR_D9									
G3	DR_D10			DRAM data bus input/output, upper bute						
F1	DR_D11	1/0		DRAM data bus input/output, upper byte.						
C2	DR_D12	I/O	-	(Each bits of upper byte may be permuted to make						
D1	DR_D13			routing simpler)						
C1	DR_D14									
D3	DR_D15									

2015/05/28 - 18 - Version 0.5





1.4. Sensor interface (35)

	Nome		Dooot	Descriptions
Pin No.	Name	Type	Reset	Descriptions
B13	HSI_D0N /			
2.0	HSI_GPI[0]			
A 4 2	HSI_D0P /			
A13	HSI _GPI[1]			
_	HSI_D1N /			
D13	HSI _GPI[2]			
C13	HSI_D1P /			
	HSI _GPI[3]			
B14	HSI_D2N /			
514	HSI _GPI[4]			
	HSI_D2P /			
A14	HSI _GPI[5]			<i>⋒</i> \\
	HSI D3N /			
D14	_			
	HSI _GPI[6]			
C14	HSI_D3P /			
• • • • • • • • • • • • • • • • • • • •	HSI _GPI[7]			
B15	HSI_D4N /			
БІЭ	HSI _GPI[8]			
	HSI D4P /			
A15	HSI _GPI[9]			High speed differential sensor interface and parallel
	HSI_CK0N /		7 ((interface.
D15				
	HSI _GPI[10]	((when sensor interface is configured as high speed
C15	HSI_CK0P	\HSI\	l p/d	differential sensor interface, the clock lane should be a
010	HSI_GPI[11] \\		26	dedicated differential lane.
D46	HSI_D5N			And each data lanes may be permuted in established
B16	HSI _GPI[12]	_ \(\(\)	11/1/2	group, refer to below table)
1111/2	HSI D5P	$\mathcal{J} \parallel$	۵ (ار	
A16	HSI _GP[[13])) \		
-	HSI_D6N			
D16				
	HSI _GPI[14]			
C16	HSI_D6P /			
0.0	HSI _GPI[15]			
D17	HSI_D7N /			
B17	HSI _GPI[16]			
–	HSI_D7P /			
A17	HSI _GPI[17]			
	HSI_D8N /			
D17	_			
	HSI _GPI[18]			
C17	HSI_D8P /			
<u> </u>	HSI _GPI[19]			
D40	HSI_D9N /			
B18	HSI _GPI[20]			
	HSI_D9P /			
A18	HSI _GPI[21]			
D10	HSI_CK1N /			
D18				

2015/05/28 - 19 - Version 0.5





	HSI _GPI[22]			
C18	HSI_CK1P / HSI _GPI[23]			
A11	SN_MCLK / S_GPIO[0]	mvl/Os	I p/d	Programmable Clock output for sensor
C10	SN_PXCLK / S_GPIO[1]	mvI/Os	I p/d	Sensor Pixel Clock Input
C9	SN_VD / S_GPIO[2]	mvI/O	I p/d	Sensor Vertical Sync input / output
D10	SN_HD / S_GPIO[3]	mvl/O	I p/d	Sensor Horizontal Sync input / output
B10	SN_CS / S_GPIO[4]	mvlOs	I p/u	General serial interface 0 Chip Select
A12	SN_SCK	mvIOD	I p/u	General serial interface 0 clock output. I2C-BUS clock output(Open Drain IO structure)
B12	SN_DAT / I2C_SDA / S_GPIO[6]	mvIOD	I p/u	General serial interface 0 data output. I2C-BUS data input / output(Open Drain IO structure)
D11	SN_RESET / S_GPIO[7]	mvlO	I p/d	Sensor reset control signal output
B11	SN_STBY / S_GPIO[8]	mvlO	I p/d	Sensor standby control signal output
C11	SN_FLASH / S_GPIO[9]	mvlO	I p/d	Flash Signal input from sensor
C12	SN_SHUT S_GPIO[10]	mvlO	I p/d	Shutter signal input from sensor

Note*: The pin can trigger interrupt.

Note1: The input voltage of HSI corresponds to GVDD_SN.

Note2: The mvl/O voltage of Sensor interface corresponds to VDD_SN.

Name	LVDS		MIPI / HiSPi		Parallel		CCIR601		Parallel		CCIR601	
	(1C10D or 2C10)	D)	SIE1/2 (4 lane	s)	SIE1/2 (RAW	10)	SIE1/2 (8 bits))	SIE1 (RAW12	2)	SIE2 (16 bits	3)
HSI_GPI[0]	HSI_D0N	ĺ	HSI_D0N	Ì	SN_D0(LSB)	_	•		SN_D2	_	·	
HSI_GPI[1]	HSI_D0P	I	HSI_D0P	-	SN_D1	_			SN_D3			
HSI _GPI[2]	HSI_D1N	I	HSI_D1N	ı	SN_D2	-	SN_YC0	ı	SN_D4	ı		
HSI_GPI[3]	HSI_D1P	ı	HSI_D1P		SN_D3	_	SN_YC1		SN_D5			
HSI GPI[4]	HSI D2N	Ι	HSI D2N	-	SN D4	ı	SN YC2	ı	SN D6	-	SN2 Y0(LSB)	ı
HSI_GPI[5]	HSI_D2P	1	HSI_D2P	ı	SN_D5		SN_YC3	ı	SN_D7	ı	SN2_Y1	ı
HSI_GPI[6]	HSI_D3N	I	HSI_D3N	ı	SN_D6	-	SN_YC4	ı	SN_D8	ı	SN2_Y2	-
HSI _GPI[7]	HSI_D3P	I	HSI_D3P	ı	SN_D7	-	SN_YC5	I	SN_D9	ı	SN2_Y3	ı
HSI_GPI[8]	HSI_D4N	I			SN_D8	-	SN_YC6	ı	SN_D10	ı	SN2_Y4	-
HSI GPI[9]	HSI D4P	Ι			SN D9(MSB)	1	SN YC7	ı	SN D11(MSB)	ı	SN2 Y5	Ι
HSI GPI[10]	HSI CKON	Ι	HSI CKN	ı	SN2 D0(LSB)				SN D1	Ι	SN2 Y6	ı
HSI _GPI[11]	HSI_CK0P	Ι	HSI_CKP	ı	SN2_D1			Ι	SN_D0(LSB)	Ι	SN2_Y7(MSB)	ı
HSI GPI[12]	HSI D5N	Τ	HSI2 D0N	ı	SN2 D2		SN2 YC0	Ι			SN2 C0(LSB)	ı
HSI GPI[13]	HSI D5P	Ι	HSI2 D0P	ı	SN2 D3		SN2 YC1				SN2 C1	ı
HSI GPI[14]	HSI D6N	Π	HSI2 D1N	ı	SN2 D4		SN2 YC2	ı			SN2 C2	ı
HSI GPI[15]	HSI D6P	Ι	HSI2 D1P	ı	SN2 D5		SN2 YC3	Ι			SN2 C3	ı
HSI GPI[16]	HSI D7N	Π	HSI2 D2N	ı	SN2 D6		SN2 YC4	ı			SN2 C4	ı
HSI GPI[17]	HSI D7P	Ι	HSI2 D2P	ı	SN2 D7		SN2 YC5	Ι			SN2 C5	ı

2015/05/28 - 20 - Version 0.5



NT96663

HSI _GPI[18]	HSI_D8N	Ι	HSI2_D3N	ı	SN2_D8		SN2_YC6	Ι			SN2_C6	Ī
HSI _GPI[19]	HSI_D8P	Ι	HSI2_D3P	Ι	SN2_D9(MSB)		SN2_YC7	Ι			SN2_C7(MSB)	Ι
HSI _GPI[20]	HSI_D9N	ı			SN2_VD		SN2_VD	Ι			SN2_VD	
HSI _GPI[21]	HSI_D9P	-			SN2_HD		SN2_HD	_			SN2_HD	
HSI _GPI[22]	HSI_CK1N	-	HSI2_CKN	-								
HSI _GPI[23]	HSI_CK1P	-	HSI2_CKP	_								
S_GPIO[0]	SN_MCLK	0	SN_MCLK	0	SN_MCLK	0	SN_MCLK	0	SN_MCLK	0		
S_GPIO[1]	SN_PXCLK	ı			SN_PXCLK	_	SN_PXCLK	1	SN_PXCLK	ı		
S_GPIO[2]	SN_VD	I/O			SN_VD	_	SN_VD	_	SN_VD	I		
S_GPIO[3]	SN_HD	I/O			SN_HD	_	SN_HD	-	SN_HD			
S_GPIO[4]			SN2_MCLK	0	SN2_MCLK	0	SN2_MLCK	Ī			SN2_MCLK	0
S_GPIO[7]					SN2_PXCLK	Ī	SN2_PXCLK	Ī			SN2_PXCLK	

1.5. Memory Card interface (36)

	viemory Card inte		<u> </u>	
Pin No.	Name	Type	Reset	
E3	SD_CAP	Р	-	Internal Supply Voltage decoupling for SDIO1 interface. (3.3/1.8V switchable, default 3.3V)
F3	SD_CAP2	Р	-	Internal Supply Voltage decoupling for SDIO2 interface. (3.3/1.8V switchable, default 3.3V)
N7	MC0 / C_GPIO[0]	mvl/O	I p/u	
AA3	MC1 / C_GPIO[1]	mvl/O	I p/u	
N8	MC2 / C_GPIO[2]	mvl/Os	I p/u	
Y4	MC3 / C_GPIO[3]*	mvl/O	I p/u	
N9	MC4 C_GPIO[4]	myl/O	I p/u	
W4	MC5 / C_GPIO[5]	mvl/O	l p/u	
AA4	MC6 C_GPIO[6]	mvl/O	l p/u	
W7	MC7 / C_GPIO[7]	mvl/O	I p/u	Memory Card interface(see below table)
Y5	MC8 / C_GPIO[8]	mvl/O	I p/u	
W8	MC9 / C_GPIO[9]*	mvl/O	I p/u	
W5	MC10 / C_GPIO[10]	mvl/O	I p/u	
AA6	MC11 / C_GPIO[11]	mvl/O	I p/u	
Y6	MC12 / C_GPIO[12]	mvI/O	I p/d	
AA7	MC13 / C_GPIO[13]	mvl/O	I p/d	
R8	MC14 / C_GPIO[14]	mvl/O	I p/u	
W6	MC15 /	mvl/O	I p/u	

2015/05/28 - 21 - Version 0.5





	C_GPIO[15]*		
A4	MC16 / C_GPIO[16]	I/Os	I p/d
B5	MC17 / C_GPIO[17]	I/O	I p/u
А3	MC18 / C_GPIO[18]	I/O	l p/u
C4	MC19 / C_GPIO[19]	I/O	l p/u
В3	MC20 / C_GPIO[20]	I/O	l p/u
B4	MC21 / C_GPIO[21]*	I/O	l p/u
H7	MC22 / C_GPIO[22]	I/Os	I p/d
G7	MC23 / C_GPIO[23]	I/O	l p/u
H8	MC24 / C_GPIO[24]	I/O	l p/u
H4	MC25 / C_GPIO[25]*	I/O	I p/u
J7	MC26 / C_GPIO[26]*	I/O	l p/u
J8	MC27 / C_GPIO[27]*	1/0	I p/u
AA20	MC28 C_GPIO[28]*	VOs	I p/d
Y20	MC29 / C_GPIO[29]	NO	l p/u
U19	MC30 C_GPIO[30]	yo "	I p/u
W20	MC31 / C_GPIO[31]*	I/O	l p/u
W19	MC32 / C_GPIO[32]	I/O	I p/u
V19	MC33 / C_GPIO[33]*	I/O	l p/u

Note*: The pin can trigger interrupt.

Note1: The mvI/O voltage of MC0~15 corresponds to VDD_MC.

Note2: The IO voltage of MC16~21 corresponds to SD_CAP, it could be switched between 3.3/1.8V by the register.

Note3: The IO voltage of MC22~27 corresponds to SD_CAP2, it could be switched between 3.3/1.8V by the register.

2015/05/28 - 22 - Version 0.5



Memory card interface pinmux table

Name	NAND Flash (BS*)		SD/MMC/eMM (BS*)	1C	SPI	flash(1~4 l (BS*)	oits)	SPI Nand Flas (BS*)	h	SD Card (BS*)		SDIO	
MC0	NAND_D0	I/O		I/O	SPI	DO/D0	I/O	SPI D0		(20)			
	NAND_D1	I/O	eMMC D1	I/O	SPI	DI/D1	I/O	SPI D1					
MC2	NAND D2	I/O	eMMC_D2	I/O	SPI	CLK	0	SPI_CLK					
MC3	NAND D3		eMMC_D3			WP/D2		SPI_D2					
	NAND_D4		eMMC_D4	I/O	SPI	HOLD/D3		SPI_D3					
MC5	NAND_D5	I/O	eMMC_D5	I/O				_					
MC6	NAND_D6	I/O	eMMC_D6	I/O									
MC7	NAND_D7	I/O	eMMC_D7	I/O									
MC8	NAND_CS0#	0			SPI_	_CS#	0	SPI_CS#	0				
MC9	NAND_CS1#	0	eMMC_CLK	0									
MC10	NAND_WE#	0											
MC11	NAND_RE#	0	eMMC_CMD	I/O									
MC12	NAND_CLE	0											
MC13	NAND_ALE	0										2	
MC14	NAND_WP#	0											
MC15	NAND_RDY	Π									7	$n \mid n \mid n$	
MC16										SD_CLK <	0		
MC17										SD_CMD	1/0	\\ U	
MC18										SD_D0	1/0		
MC19									1	SD_D1	9		
MC20								7110		SD_D2	9	4	
MC21										SD_D3	O		
Name						DSP JTAG		SPI (3 wires)		SPI (4 wires))	SDIO	
MC22							1					SDIO2_CLK	0
MC23						< (()		90	•			SDIO2_CMD	I/O
MC24					DSP	_TMS	2		$\backslash \backslash$	1111 20		SDIO2_D0	I/O
MC25					DSP	_TCK	_		II	ט ((SDIO2_D1	I/O
MC26					DSP	TDI	_)			SDIO2_D2	I/O
MC27				//	DSP	_TDO	0					SDIO2_D3	I/O
MC28								SPI4 CLK	0	SPI4_CLK	0	SDIO3_CLK	0
MC29						911	1/1	SPI4_CS	0	SPI4_CS	0	SDIO3_CMD	I/O
MC30			U	\mathcal{I}						SPI4_DI	I	SDIO3_D0	I/O
MC31		V			10			SPI4_DIO	I/O	SPI4_DO	0	SDIO3_D1	I/O
MC32	11 19			11	11			SPI4_RDY	Ι	SPI4_RDY	Ī	SDIO3_D2	I/O
MC33		a		J								SDIO3_D3	I/O

Note BS*: In general, it is a resident device. Please choose one of them as boot source(FW).

1.6. LCD interface (31)

Pin No.	Name	Туре	Reset	Descriptions
	LCD0 /			LCD Signal Bus / BS20 : BOOT_SRC
AA11	L_GPIO[0] /	mvl/O	I p/d	The boot source setting description:
	BS0			0x0: NAND with RS ECC
	LCD1 /			0x1: Boot card (Select by BOOT_CARD)
	L_GPIO[1] /	mvl/O		0x2: eMMC (SDIO3_2)
	BS1			0x3: USB full speed
	LCD2 / L_GPIO[2] /	,		0x4: SPI flash
W9		mvl/O	l n/d	0x5: USB high speed
VV9			I p/d	0x6: SPI NAND
	BS2			0x7: BMC (SPI)
	LCD3 /			LCD Signal Bus / BS3 : BOOT_APLL_RDY
Y9	L_GPIO[3] /	mvl/O	I p/d	0: normal
	BS3		-	1: Boot when APLL ready

2015/05/28 - 23 - Version 0.5





	_			
Y11	LCD4 / L_GPIO[4] / BS4	mvl/O	I p/d	LCD Signal Bus / BS4 : BOOT_CARD Boot card select 0: SDIO 1: SDIO3_1)
AA10	LCD5 / L_GPIO[5] / BS5	mvl/O	I p/d	LCD Signal Bus / BS5 : EJTAG_SEL EJTAG select 0: GPIO (TRST, TMS, TCK, TDI, TDO are GPIO) 1: EJTAG
V9	LCD6 / L_GPIO[6] / BS6	mvl/O	l p/d	LCD Signal Bus / BS6 : MPLL_CLK_SEL Select clock source of PLL. 0: MPLL clock output (FromMPLL clock) 1: Bypass MPLL (From external clock)
Y10	LCD7 / L_GPIO[7] / BS7	mvl/O	I p/d	LCD Signal Bus / BS7 : EMMC_BUSWIDTH eMMC boot bus width 0: 4 bits data bus 1: 8 bits data bus
Y12	LCD8 / L_GPIO[8]	mvl/Os	I p/d	
AA12	LCD9 / L_GPIO[9]	mvl/O	I p/d	LCD Signal Bus
W10	LCD10 / L_GPIO[10]	mvl/O	I p/d	LOD SIGNAL BUSY
AA13	LCD11 / L_GPIO[11]	mvl/O	/l p/d	
R9	LCD12 L_GPIO[12] BS8	mvl/O	l p/d	LCD Signal Bus / BS8 : EMMC_BOOTMODE eMMC boot mode 0: single rate + backward timing 1: dual rate + high speed timing
V10	LCD13 L_GPIO[13] BS9	mvl/O	l p/d	LCD Signal Bus/ BS9 : EMMC_DDR_DATA_ORDER eMMC DDR data order 0: Odd byte (1 st byte) first 1: Even byte (2 nd byte) first
R10	LCD14 / L_GPIO[14]* / BS10	mvl/O	l p/d	LCD Signal Bus/ BS10: MIPS_DEBUG_MODE_SEL Enable NT9666x enters CPU debug mode. Internal CPU state will be outputted to debug port on storage interface (MC[180]) 0: Normal mode 1: CPU debug mode BS10 for IC debugging setting. Please keep low at reset signal rising edge.
P11	LCD15/ L_GPIO[15]*	mvl/O	I p/d	
W12	LCD16 / L_GPIO[16]	mvI/O	I p/d	LCD Signal Bus
V11	LCD17 / L_GPIO[17]	mvl/O	I p/d	LOD Signal Dus
W11	LCD18 / L_GPIO[18]	mvl/O	I p/d	

2015/05/28 - 24 - Version 0.5





Y13	LCD19 / L_GPIO[19]	mvI/O	I p/d	
W13	LCD20 / L_GPIO[20]*	mvI/Os	I p/d	
P12	LCD21 / L_GPIO[21]*	mvI/O	I p/d	
V12	LCD22 / L_GPIO[22]*	mvI/O	I p/d	
N12	LCD23 / L_GPIO[23]	mvI/O	I p/d	
N13	LCD24 / L_GPIO[24]	mvI/O	I p/d	
W14	LCD25 / L_GPIO[25]	mvl/O	I p/d	
P13	LCD26 / L_GPIO[26]*	mvI/O	I p/d	
V13	LCD27 / L_GPIO[27]	mvI/O	I p/d	
R13	LCD28 / L_GPIO[28]	mvl/O	I p/u	
V14	LCD29 / L_GPIO[29]	mvI/O	I p/d	
R12	LCD30 / L_GPIO[30]	mvI/O	l p/d	

Note1: The mvI/O voltage of LCD interface corresponds to VDD_LCD.

LCD interface pinmux table

Name	Parallel RGB		CCIR(16 bits)	i80/M68		CCIR & RGB		CCIR & RGE		Ethernet MA	C*
	(24 bits)						Main / Seconda	Main / Secondary		nel)	MII	
LCD0	RGBC0_0	0	CCIR_Y0	0	MPU_D0	I/O	YCRGB_D0	0				
LCD1	RGBC0_1	0	CCIR_Y1	0	MPU_D1	I/O	YCRGB_D1	0				
LCD2	RGBC0_2	0	CCIR_Y2	0	MPU_D2	I/O	YCRGB_D2	0				
LCD3	RGBC0_3	0	CCIR_Y3	0	MPU_D3	I/O	YCRGB_D3	0				
LCD4	RGBC0_4	0	CCIR_Y4	0	MPU_D4	I/O	YCRGB_D4	0				
LCD5	RGBC0_5	0	CCIR_Y5	0	MPU_D5	I/O	YCRGB_D5	0				
LCD6	RGBC0_6	0	CCIR_Y6	0	MPU_D6	I/O	YCRGB_D6	0				
LCD7	RGBC0_7	0	CCIR_Y7	0	MPU_D7	I/O	YCRGB_D7	0				
LCD8	RGB_CLK	0	CCIR_CLK	0	MPU_TE	ı	YCRGB_CLK	0				
LCD9	RGB_VD	0	CCIR_VD	0	MPU_CS#	0	YCRGB_VD	0				
LCD10	RGB_HD	0	CCIR_HD	0	MPU_RS	0	YCRGB_HD	0				
LCD11	RGB_DE	0	CCIR_DE	0	MPU_WR#	0						
LCD12	RGBC1_0	0	CCIR_C0	0	MPU_RD#	0	LCD2_D0	0	MPU2_RS	0	MII_TX_ER	0
LCD13	RGBC1_1	0	CCIR_C1	0	MPU_D8	I/O	LCD2_D1	0	MPU2_CS	0	MII_RX_CLK	1
LCD14	RGBC1_2	0	CCIR_C2	0	MPU_D9	I/O	LCD2_D2	0	MPU2_D0	I/O	MII_RX_DV	1
LCD15	RGBC1 3	0	CCIR C3	0	MPU D10	I/O	LCD2 D3	0	MPU2 D1	I/O	MII COL	Ι
LCD16	RGBC1_4	0	CCIR_C4	0	MPU_D11	I/O	LCD2_D4	0	MPU2_D2	I/O	MII_RX_ER	1
LCD17	RGBC1 5	0	CCIR C5	0	MPU D12	I/O	LCD2 D5	0	MPU2 D3	I/O	MII CRS	Ι
LCD18	RGBC1_6	0	CCIR_C6	0	MPU_D13	I/O	LCD2_D6	0	MPU2_D4	I/O	MII_RX_D0	1
LCD19	RGBC1_7	0	CCIR_C7	0	MPU_D14	I/O	LCD2_D7	0	MPU2_D5	I/O	MII_RX_D1	ı
LCD20	RGBC2_0	0			MPU_D15	I/O	LCD2_CLK	0	MPU2_D6	I/O	MII_RX_D2	I
LCD21	RGBC2_1	0			MPU_D16	I/O	LCD2_VD	0	MPU2_D7	I/O	MII_RX_D3	ı
	RGBC2 2	0			MPU D17	I/O	LCD2 HD	0	MPU2 WR#	0	MII_TX_CLK	ı
	RGBC2_3	0			_				MPU2_D8	I/O	Ti and the second secon	1

2015/05/28 - 25 - Version 0.5



NT96663

LCD24	RGBC2_4	0				MPU2_RD#	0	MII_TX_D0	0
LCD25	RGBC2_5	0				MPU2_TE	I	MII_TX_D1	0
LCD26	RGBC2_6	0						MII_TX_D2	0
LCD27	RGBC2_7	0						MII_TX_D3	0
LCD28	LCD_CS	0							
LCD29	LCD_CLK	0							
LCD30	LCD_DAT	0							
P_GPIO[25]	SB_CK23							MII_MDIO	I/O
P_GPIO[26]	SB_DAT23							MII_MDC	0

Note 1*: There are two pins allocated in Peripheral I/O group. This chip also supports Ethernet MII interface.

1.7. PWM (20)

Pin No.	Name	Type	Reset	Descriptions
C3	P_GPIO[0] / PWM0	I/O	I p/d	
B2	P_GPIO[1] / PWM1	I/O	I p/d	PWM output pin.
A2	P_GPIO[2] / PWM2	I/O	I p/d	Mechanical Shutter control output. Micro-stepping control module 1.
A5	P_GPIO[3]* / PWM3	I/O	I p/d	
D8	P_GPIO[4] / PWM4	I/O	I p/d	
A6	P_GPIO[5] / PWM5	1/0	/ I p/d	PWM output pin. Micro-stepping control module 2.
D7	P_GPIO[6]* PWM6	70	l p/d	Serial Peripheral Interface
A7	P_GPIO[7] X PWM7	1/0	J p∖d	
B6	P_GPIO[8] PWM8	VO	p/d	
A8	P_GPIO[9] PWM9)/O	I p/d	PWM output pin.
G8	P_GPIO[10] / PWM10	I/O	I p/d	Micro-stepping control module 3.
В7	P_GPIO[11]* / PWM11	I/O	I p/d	
F8	P_GPIO[12] / PWM12	I/O	I p/d	
C7	P_GPIO[13] / PWM13	I/O	I p/d	PWM output pin.
G9	P_GPIO[14] / PWM14	I/O	I p/d	Micro-stepping control module 4.
B8	P_GPIO[15]* / PWM15	I/O	l p/d	
C8	P_GPIO[16] / PWM16	I/O	l p/d	PWM output pin.
A9	P_GPIO[17] / PWM17	I/O	l p/d	Mechanical Shutter control output.

2015/05/28 - 26 - Version 0.5



NT96663

F9	P_GPIO[18] / PWM18	I/O	I p/d	PWM output pin.
В9	P_GPIO[19]* / PWM19	I/O	I p/d	PWM output pin.

Name	PWM		M-shutter		u-stepping		UART			CCIR input	
P_GPIO[0]	PWM0	0	ME SHUT0	0	uSTP1 A	0	07.1111			SIE3 YC0	Ι
P_GPIO[1]	PWM1	0	ME_SHUT1	0	uSTP1_B	0				SIE3_YC1	ı
P_GPIO[2]	PWM2	0	ME2_SHUT0	0	uSTP1_C	0				SIE3_YC2	ı
P_GPIO[3]	PWM3	0	ME2_SHUT1	0	uSTP1_D	0				SIE3_YC3	I
P_GPIO[4]	PWM4	0			uSTP2_A	0	UART4_TX	0		SIE3_YC4	ı
P_GPIO[5]	PWM5	0			uSTP2_B	0	UART4_RX	I		SIE3_YC5	ı
P_GPIO[6]	PWM6	0			uSTP2_C	0	UART4_RTS	0		SIE3_YC6	ı
P_GPIO[7]	PWM7	0			uSTP2_D	0	UART4_CTS	-		SIE3_YC7	ı
P_GPIO[8]	PWM8	0			uSTP3_A	0				SIE3_PCLK	ı
P_GPIO[9]	PWM9	0			uSTP3_B	0				SIE3_VD (\	ı
P_GPIO[10]	PWM10	0			uSTP3_C	0				SIE3_HD	ı
P_GPIO[11]	PWM11	0			uSTP3_D	0				SIE4_PCLK	
P_GPIO[12]	PWM12	0			uSTP4_A	0			ווייח	SIE4_YC0	ı
P_GPIO[13]	PWM13	0			uSTP4_B	0				SIE4_YC1	ı
P_GPIO[14]	PWM14	0			uSTP4_C	0				SIE4_YC2	1
P_GPIO[15]	PWM15	0			uSTP4_D	0				SIE4_YC3	1
P_GPIO[16]	PWM16	0								SIE4_YC4	ı
P_GPIO[17]	PWM17	0								SIE4_YC5	I
P_GPIO[18]	PWM18	0				2				SIE4_YC6	I
P_GPIO[19]	PWM19	0							n (()) \(\)	SIE4_YC7	I
P_GPIO[39]						III	9.	1		SIE4_VD	I
P_GPIO[40]						7		\mathbb{N}		SIE4_HD	I

1.8. Peripheral I/O (19)

Pin No.	Name	Type	Reset	Descriptions
D9	P_GPIO[20] / SP_CLK	I/Os	l p/d	Clock Output for peripheral device.
G10	P_GPIO[21]* // I2C_SDA	I/OD	l p/u	I2C-BUS data input / output(Open Drain IO structure)
A10	P_GPIO[22] I2C_SCL	I/OD	I p/u	I2C-BUS clock output(Open Drain IO structure)
G20	P_GPIO[23] / SB_CS2 / SPI3_CS	I/O	1 1 15/11	Serial Interface Chip Select 2 Serial Peripheral Interface 3 chip select output
G19	P_GPIO[24]* / SB_CS3 / SPI3_DI	I/O	1 1 7 3 / 1 1	Serial Interface Chip Select 3 Serial Peripheral Interface 3 data input
G18	P_GPIO[25] / SB_CK23 / SPI3_CLK	I/O	I I n/a	Serial Interface Clock 2 & 3 Serial Peripheral Interface 3 clock output
H21	P_GPIO[26] / SB_DAT23 / SPI3_DO	I/O	I I D/O	Serial Interface Data 2 & 3 Serial Peripheral Interface 3 data output
H20	P_GPIO[31] / UART2_TX SPI5_CS	I/O	l In/II	UART2 Transmit Serial Peripheral Interface 5 chip select output

2015/05/28 - 27 - Version 0.5





H19	P_GPIO[32]* / UART2_RX / SPI5_CLK	I/O	I p/u	UART2 Receive Serial Peripheral Interface 5 clock output
H18	P_GPIO[33]* / UART2_RTS / SPI5_DO	I/O	I p/u	UART2 Request To Send Serial Peripheral Interface 5 data output
J21	P_GPIO[34]* / UART2_CTS / SPI5_DI	I/O	I p/u	UART2 Clear To Send Serial Peripheral Interface 5 data input
J20	P_GPIO[35] / SPI2_CS	I/O	I p/u	Serial Peripheral Interface 2 Chip Select output
J19	P_GPIO[36] / SPI2_CLK	I/O	I p/d	Serial Peripheral Interface 2 Clock output
J18	P_GPIO[37] / SPI2_DO	I/O	I p/d	Serial Peripheral Interface 2 Data Output
K15	P_GPIO[38]* / SPI2_DI	I/O	I p/u	Serial Peripheral Interface 2 Data Input
D4	P_GPIO[39]* / REMOTE_RX / PICNT3	I/Oss	I p/u	Infrared Remote-control Received Data Pulse Counter 3 input
A1	P_GPIO[40]* / FL_TRIG	I/Os	I p/d	Flash Light Trigger Control
C6	P_GPIO[41] / UART_TX	1/0	7 o((UART Transmit
C5	P_GPIO[42]* UART_RX	170	l p/u	UART Receive

Name	Function 1	Function 2	Function 3	UART		SPI (4W/3W))	I2S	
P_GPIO[20]	SP CLK O	PICNT4	U					I2S_MCLK	0
P_GPI0[23]	SB_CS2			UART3_TX	0	SPI3_CS	0		
P_GPI0[24]	SB_CS3			UART3_RX	I	SPI3_DI/NULL	1		
P_GPIO[25]	SB_CK23		MII_MDIO I/0	O UART3_RTS	0	SPI3_CLK	0		
P_GPIO[26]	SB_DAT23		MII_MDC C	UART3_CTS	1	SPI3_DO/DIO	I/O		
P_GPIO[31]				UART2_TX	0	SPI5_CS	0	I2S_BCLK	Ю
P_GPIO[32]				UART2_RX	1	SPI5_CLK	0	I2S_SYNC	Ю
P_GPIO[33]		PICNT1		UART2_RTS	0	SPI5_DO/DIO	I/O	I2S_SDO	0
P_GPIO[34]		PICNT2		UART2_CTS	I	SPI5_DI/NULL	1	I2S_SDI	ı
P_GPIO[35]						SPI2_CS	0		
P_GPIO[36]						SPI2_CLK	0		
P_GPIO[37]						SPI2_DO/DIO	I/O		
P_GPIO[38]						SPI2_DI/NULL	0		
P_GPIO[39]	REMOTE_RX	PICNT3	SP_CLK2						

1.9. Dedicated I/O (2)

Pin No.	Name	Type	Reset	Descriptions
L15	DGPIO0*	I/Os	I p/u	Card detect input pin
M15	DGPIO1*	I/Os	I p/u	Write protect input pin

2015/05/28 - 28 - Version 0.5



1.10. ADC interface (6)

Pin No.	Name	Type	Reset	Descriptions
V8	AD_IN0	ΑI	-	General ADC 0 Input with buffer
Y8	AD_IN1*	ΑI	-	General ADC 1 Input with configurable trigger function
R7	AD_IN2*	ΑI	-	General ADC 2 Input with configurable trigger function
V7	AD_IN3	ΑI	-	General ADC 3 Input with buffer
Y7	AD_IN4	ΑI	-	General ADC 4 Input
P7	AD_IN5	ΑI	-	General ADC 5 Input

1.11. Audio Codec(9)

Pin No.	Name	Туре	Reset	Descriptions
E19	AUD_CAP	Al	-	Internal Supply Voltage decoupling for audio circuit
C20	MIC_BIAS	AO	-	Microphone working bias output.
D21	MIC_R_INP	Al	-	Right channel microphone differential input positive side.
C21	MIC_R_INN	Al	-	Right channel microphone differential input negative side.
	MIC_L_INP	Al	-	Left channel microphone differential input positive side.
	MIC_L_INN	Al	-	Left channel microphone differential input negative side.
D20	AUD_VMIDX	AO	-	Decoupling for audio codec reference voltage:
E20	AUD_VRP	AO	-	Decoupling for audio codec positive reference voltage.
G21	LN_R	AO	n -((Right channel Line output. (or headphone out)
	LN_L	AO\/	- //	Left channel headphone output. (or Line out)
F21	SPK_P	AO		Speaker Output of Right Channel
E21	SPK_N	AO	-	Speaker Output of Left Channel

1.12. (TV interface (1)

Pin No.	Name	Type	Reset	Descriptions
N19	TV_CVBS	AO	-	Video Data Output Composite video output.

1.13. Vx1 (5)

Pin No.	Name	Type	Reset	Descriptions	
B19	VX1_RXP	ΑI	-	VV4 Main Link differential input	
A19	VX1_RXN	ΑI	-	VX1 Main Link differential input	
B21	VX1_SLP	AIO	-	/V4 Cub Link differential signal	
A21	VX1_SLN	AIO	-	VX1 Sub Link differential signal	
H15	VX1_REXT	ΑI	-	VX1 reference resistor	

1.14. MIPI DSI (11)

Pin No.	Name	Type	Reset	Descriptions
AA16	DSI_CAP	Р	-	Internal Supply Voltage decoupling for DSI LP mode circuit.

2015/05/28 - 29 - Version 0.5





AA18	DSI_CKP	AO	-	MIDLOSI differential clock lane output			
Y18	DSI_CKN	AO	-	MIPI DSI differential clock lane output			
W18	DSI_D0P	AO	-				
V18	DSI_D0N	AO	-				
W17	DSI_D1P	AO	-				
V17	DSI_D1N	AO	-	MIDLOSI differential data land input / output			
AA19	DSI_D2P	AO	-	MIPI DSI differential data lane input / output			
Y19	DSI_D2N	AO	-				
AA17	DSI_D3P	AO	-				
Y17	DSI_D3N	AO	-				

1.15. HDMI (11)

Pin No.	Name	Type	Reset	Descriptions
N21	HDMI_TXCP	AO		TMDS Low Voltage Differential Signal Output Clock
N20	HDMI_TXCN	2	_	TWDS Low voltage Differential Signal Output Clock
M21	HDMI_TX0P			
M20	HDMI_TX0N			
L21	HDMI_TX1P	AO		TMDS Low Voltage Differential Signal Output Data
L20	HDMI_TX1N	AU	_	TIVIDS Low voltage differential Signal Output Data
K21	HDMI_TX2P			
K20	HDMI_TX2N			
K18	DDC_SDA /	I/OD _{5VT}	71 p/	Display Data Channel SDA. DDCSDA is 5V tolerance
KIO	P_GPIO[44]	I/OD5VT		input.
K19	DDC_SCL	I/OD _{5VT}	I p/u	Display Data Channel SCL. DDCSCL is 5V tolerance
KIS	P_GPIO[45] \\	I/OD5VT	i p/u	input.
L19 /	HDMI_PLUG /	I/O _{5VT}	l p/d	Hot Plug Detect. HOTPLUG is 5V tolerance input.
	P_GPIO[46]*	1, O5VI	17/4	indiring Detect. Not 1 200 is 3 violerance input.

1.16. USB device interface (3)

F	Pin No.	Name	Type	Reset	Descriptions
	W21	VBUS	l _{5VTZ}	I p/d	USB1 V _{BUS} Input. This pin is 5V tolerance input
	U21	USB_DP	AI/O	-	USB1 FS/HS Differential Data Plus (D+)
	V21	USB_DM	AI/O	-	USB1 FS/HS Differential Data Minus (D-)

1.17. Power (91)

Pin No.	Name	Type	Descriptions
H9,H12,H13,H14, J9,J14,K9,L9, M9,M10,M13,M14, N10,N14,N15,P9,	VDDK(17)	Р	Core Power
P10, G4,G5,J15,R15, R16	VDD_IO(5)	Р	I/O Pad Power
B1,D2,E5,G2, H10,J4,J10,J11,	GND(28)	Р	Digital Ground

2015/05/28 - 30 - Version 0.5






J12,J13,K2,K10,			
K11,K12,K13,K14,			
L7,L8,L10,L11,			
L12,L13,L14,M11,			
M12,N2,N11,P3			
K7,K8,L6,M7,		_	
M8,	VDD_DRIO(5)	Р	DDR I/O Power
N4	VDD_DRCLK	Р	DDR Clock power
M3	DVDD_DR11	Р	Digital 1.1V power for DDR PHY
H3	DVDD DLL15	Р	Digital 1.5V power for DLL block
L3	AVDD DLL33	Р	Analog 3.3V power for DLL block
J3	AGND_DLL	Р	Gorund for DLL
P21	VDD_RTC	Р	RTC Power
T21	VDD_VBAT	Р	Battery input for power button controller
AA5	VDD_MC	Р	Multi-level IO power for Memory Card
G12	AVDD_HSI_K	Р	Analog 1.1V power for HSI block
G13	AVDD_HSI_RX	Р	Analog 3.3V power for HSI receiver
G14	VDD_HSI_IO	Р	Multi-level input power for HSI interface
G11,H11	GND_HSI(2)	Р	Ground for High Speed Interface
D12	VDD_SN	Р	Multi-level IO power for sensor interface
R11,T11	VDD_LCD(2)	Р	Multi-level IO power for LCD interface
G15	NC	P	NC(reserved for test), can't short to ground
B20	AVDD_VX1	7 P((Analog 3.3V power for VX1 block
A20	AGND_VX1 \\	Р	Ground for VX1 interface
W15	AVDD_DSI_K	P	Analog 1.1V power for MIPI DSI block
Y16 👖	AVDD_DSI_IO	P	Analog 3.3V power for MIPI DSI LP circuit
V15	AGND_DSI	P	Ground for MIPI DSI
P8	AVDD_ADC \\	\P\\	Analog 3.3V power for ADC
AA8	AGND_ADC	P	Ground for ADC
N18	AVDD_DAC	Р	Analog 3.3V power for TV DAC
M18	AGND_DAC	Р	Ground for TV DAC
C19	AVDD_AUD	Р	Analog 3.3V power for Audio Codec
D19	AGND_AUD	Р	Ground for Audio Codec
F20	AVDD_SPK	Р	Analog 3.3V power for Speaker Amplifier
F19	AGND_SPK	Р	Ground for Speaker Amplifier
M19	AVDD_HDMI	Р	Analog 1.5V power for HDMI Transceiver
L18	AGND_HDMI	Р	Ground for HDMI interface
T20	AVDD_USB	Р	Analog 3.3V power for USB interface
T19	AGND_USB	Р	Ground for USB
AA14	AVDD_MPLL	Р	Analog 1.5V power for Multiple PLL block
Y14	AGND_MPLL	Р	PLL analog Power



Package Information

1.

TFBGA-345





Electrical Characteristics

1.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply Voltage of 1.1V core power	V_{DDK}	-0.3 ~ +1.4	V
Supply Voltage of DRAM I/O	$V_{DD_DRIO}, V_{DD_DRCLK}$	-0.3 ~ +2.1	V
Supply Voltage of 3.3V digital I/O	$V_{DD_VBAT}, V_{DD_RTC}, \ V_{DD_IO}$	-0.3 ~ +3.8	V
Supply Voltage of multi-level I/O	$V_{\text{DD_MC}}, V_{\text{DD_HSI_IO}}, \ V_{\text{DD_SN}}, V_{\text{DD_LCD}}$	-0.3 ~ +3.8	V
Supply Voltage of 1.1V digital block	DV _{DD DR11}	-0.3 ~ +1.4	
Supply Voltage of 1.5V digital block	DV _{DD_DLL15}	-0.3 ~ +2.1	
Supply Voltage of 1.1V analog block	AV _{dd_hsi_k} , AV _{dd_dsi_k}	-0.3 ~ +1.4	N N
Supply Voltage of 1.5/1.8V analog block	AV _{DD_MPLL} AV _{DD HDMI}	-0.3 +2.1	V
Supply Voltage of 3.3V analog block	AVDD_DLL33 AVDD_HSI_RX, AVDD_USB, AVDD_ADC, AVDD_DAC, AVDD_AUD, AVDD_SPK, AVDD_DSI_IO, AVDD_VX1	0.3 ~ +3.8	V
Input/Output Voltage	I/O	$-0.3 \sim V_{DD IO} + 0.3$	V
Input Voltage(5V Tolerant)	I/O _{5VT}	-0.3 ~ + 5.8	V
Operating Ambient Temperature	Topr	-20 ~ 70	°C
Operating Ambient Temperature (Industrial grade version)	Topr	-40 ~ 85	°C
Storage Temperature	Тѕтс	-55 ~ 125	°C

Comment

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

2015/05/28 - 33 - Version 0.5



2.

ESD performance

Model	Standard	Classification	Note
Human Body Mode(HBM)	MIL-STD-883G Method 3015.7	Class : 3A	≥4K
Machine Mode(MM)	JEDEC Specification EIA/JESD22-A115	Class : B	200~400V
CDM Mode(CDM)	JEDEC Specification JESD22-C101		

3.

Latch-up Immunity

Model	Standard	Classification	Note
Latch up	JEDEC Specification JESD-78A	Class:\	±200mA

4.

Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
V_{DDK}	Core Logic Operating Voltage	1.1	1.15	1.2		90
DV _{DD_DR11}	Core Logic of DDR PHY Operating Voltage	1.0	1.1	1.2	V	
V C	DDR PHY I/O Interface	1.425	1.5	1.575	V	DDR3 DRAM
V_{DD_DRIO}	Operating Voltage	1.283	1.35	1.45	V	DDR3L DRAM
	DDR clock Operating	1.425	1.5	1.575	V	DDR3 DRAM
V _{DD_DRCLK}	Voltage	1.283	1.35	1.45	V	DDR3L DRAM
AV _{DD_DLL33}	DDR PHY Analog 3.3V Power	3.0	3.3	3.6	V	
DV _{DD_DLL15}	DDR PHY Analog 1.5V Power	1.425	1.5	1.65	V	
AV_{DD_MPLL}	MPLL Operating Voltage	1.35	1.5	1.65	V	
$V_{DD\ RTC}$	RTC Operating Voltage	1.5	-	3.6	V	
V_{DD_RTC}	RTC Maintenance Voltage	1	1	3.6	V	
V_{DD_VBAT}	Power Controller Operating Voltage	2.2	-	3.6	V	
V_{DD_IO}	General I/O Interface Operating Voltage	3.0	3.3	3.6	V	
V_{DD_MC}	I/O of Memory Card Interface Operating Voltage	1.62	3.3	3.6	V	1.8V~3.3V
AV _{DD DSI K}	Core Logic of MIPI DSI	1.0	1.1	1.2	V	

2015/05/28 - 34 - Version 0.5



NT96663

	On a vation of Malta are					
	Operating Voltage					
AV _{DD_DSI_IO}	LDO of MIPI DSI Operating Voltage	3.0	3.3	3.6	V	
V_{DD_LCD}	I/O of LCD Interface Operating Voltage	1.62	3.3	3.6	V	1.8V~3.3V
AV _{DD_HDMI}	Transceiver of HDMI Operating Voltage	1.35	1.5	1.65	V	
AV_{DD_DAC}	Video DAC Operating Voltage	3.0	3.3	3.6	V	
AV _{DD_HSI_K}	Core Logic of High Speed Interface Operating Voltage	1.1	1.15	1.2	V	
AV _{DD_HSI_RX}	Receiver of High Speed Interface Operating Voltage	3.0	3.3	3.6	٧	
V _{DD_HSI_IO}	Input of High Speed Interface Operating Voltage	1.62	3.3	3.6	V	1.8V~3.3V
V_{DD_SN}	I/O of Sensor Interface Operating Voltage	1.62	3.3	3.6		1.8V~3.3V
AV _{DD VX1}	Vx1 Operating Voltage	3.0	3.3	3.6	7	
AV _{DD ADC}	ADC Operating Voltage	3.0	(3.3)	3.6	V	
AV _{DD_USB}	USB PHY Operating Voltage	3.0	3.3	3.6		
AV _{DD_AUD}	Audio Codec Operating Voltage	3.2	3.3	3.6) V	
AV _{DD_SPK}	Speaker Amplifier Operating Voltage	3.0	3.3	3.6	V	

5.


AC/DC Characteristics

5.1. Power on Sequence

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions	
Power on sequence and Reset							
T_{RST}	RESET# sustained time	1	-	-	ms	After power being stable	
T_{PWR}	Core power prior to I/O power time	1	-	-	ms		

2015/05/28 - 35 - Version 0.5






Note: Even $t_1{\ge}0$ ms or $t_1{<}0$ ms is acceptable, but it is necessary to make sure $t_2{>}0$ ms .

2015/05/28 - 36 - Version 0.5





Note:

Novatek recommends that $t_4>0$ ms, $t_5>0$ ms, and $t_6>0$ ms for a stable system application. But they are not the required restrictions for Novatek's DSP.

2015/05/28 - 37 - Version 0.5



5.2. General I/O

(V_{DDK}=1.1V, Temp=25⁰C)

3.3V VO General characteristic VP IO Dower supply 3.0 3.3 3.6 V VV Input high voltage 2.0 - - V VV Input high voltage - - 0.8 V VV VV VV	Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
V	Cyllibol						Conditions
V _H Input ligh voltage 2.0 - - V V _L Input low voltage - - 0.8 V V _T Schmitt trigger low threshold - 1.625 - V V _{HYST} Hysteresis 0.15 - 0.3 V V _{OH} Output low voltage - - 0.4 V I _{L1} Input leakage current -10 - +10 uA I _{L2} Output low voltage - - 0.4 V I _{L2} Input leakage current -10 - +10 uA R _{PU} Pull-que resistor - 44 - kΩ R _{PD} Pull-down resistor - 44 - kΩ I _{OL} Output high driving current -	V ₂₋₁₀						
V _{IL}				-	-		
V _{T+} Schmitt trigger high threshold - 1.625 - V V V V V V V V V			2.0		0.8		
V _T Schmitt trigger low threshold - 1.325 - V		Schmitt trigger high	-	1.625	-		
V _{HYST} Hysteresis	V _{T-}	Schmitt trigger low	-	1.325	-	V	
Voh	V _{HYST}		0.15	-	0.3	V	
Vol. Output low voltage - - 0.4 V			V_{P_IO}	-	-	V	
I	V _{OL}	Output low voltage		-	0.4	V	75111
I			-10	-	+10	uA	
R _{PU} Pull-up resistor -			-10	-	+10	uA	
$I_{OH} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	R _{PU}	Pull-up resistor	-	44		kΩ	
$I_{OH} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	R_{PD}	Pull-down resistor	-	44		$k\Omega$	
$I_{OH} \begin{tabular}{lllllllllllllllllllllllllllllllllll$			2.4	· ((-))	11/210	mA	Level setting 0
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Output high driving					
Output low driving current 2.4	Іон		/ \	IJ -		$\overline{}$	
$I_{OL} \text{Output low driving current} \begin{array}{c ccccccccccccccccccccccccccccccccccc$					11 /	۱	
$I_{OL} \text{Output low driving current} \begin{array}{c ccccccccccccccccccccccccccccccccccc$				S ((-)			-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	mA	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	loL	Output low ariving current)) -	-		
$I_{OH} = \begin{bmatrix} 3.3V \text{ I/O}_{S} \text{ (strong driving/sinking output capacity)} \\ 4.8 & - & - & \text{mA} & \text{Level setting 0} \\ 9.6 & - & - & \text{mA} & \text{Level setting 1} \\ 14.4 & - & - & \text{mA} & \text{Level setting 2} \\ 19.2 & - & - & \text{mA} & \text{Level setting 2} \\ 19.2 & - & - & \text{mA} & \text{Level setting 3} \\ 4.8 & - & - & \text{mA} & \text{Level setting 0} \\ 9.6 & - & - & \text{mA} & \text{Level setting 0} \\ 9.6 & - & - & \text{mA} & \text{Level setting 1} \\ 14.4 & - & - & \text{mA} & \text{Level setting 2} \\ 19.2 & - & - & \text{mA} & \text{Level setting 2} \\ \hline 19.2 & - & - & \text{mA} & \text{Level setting 3} \\ \hline R_{PU} = \begin{bmatrix} 3.3V \text{ I/O}_{S2} \text{ (double strong driving/sinking output capacity)} \\ \hline R_{PD} = \begin{bmatrix} - & 22 & - & k\Omega \\ 22 & - & k\Omega \\ \end{bmatrix} \\ \hline I_{OH} = \begin{bmatrix} 4.8 & - & - & \text{mA} & \text{Level setting 0} \\ 9.6 & - & - & \text{mA} & \text{Level setting 0} \\ 9.6 & - & - & \text{mA} & \text{Level setting 1} \\ 14.4 & - & - & \text{mA} & \text{Level setting 1} \\ 14.4 & - & - & \text{mA} & \text{Level setting 2} \\ 19.2 & - & - & \text{mA} & \text{Level setting 2} \\ \hline 19.2 & - & - & \text{mA} & \text{Level setting 2} \\ \hline 19.2 & - & - & \text{mA} & \text{Level setting 3} \\ \hline \end{bmatrix}$				-	-		
$I_{OH} \begin{tabular}{lllllllllllllllllllllllllllllllllll$		3.3V I/O _s (strong d	riving/sin	king outp		
$I_{OL} \begin{tabular}{l l l l l l l l l l l l l l l l l l l $	U	11/91		-	-		
$I_{OL} \begin{tabular}{l l l l l l l l l l l l l l l l l l l $		Output high driving	9.6	-	-	mΑ	Level setting 1
$I_{OL} \begin{tabular}{lll} & A.8 & - & - & MA & Level setting 0 \\ & 9.6 & - & - & MA & Level setting 1 \\ \hline & 14.4 & - & - & MA & Level setting 2 \\ \hline & 19.2 & - & - & MA & Level setting 2 \\ \hline & 19.2 & - & - & MA & Level setting 3 \\ \hline & & & & & & & & & & & & & & & & & &$	Іон		14.4	-	-	mΑ	Level setting 2
$I_{OL} \begin{tabular}{lll} & & & & & & & & & & & & & & & & & &$			19.2	-	-	mΑ	Level setting 3
$I_{OL} \begin{tabular}{lllllllllllllllllllllllllllllllllll$			4.8	-	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Outroot laws did i		-	-		-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{OL}	Output low ariving current		-	-		
$R_{PU} \text{Pull-up resistor} - 22 - k\Omega \\ R_{PD} \text{Pull-down resistor} - 22 - k\Omega \\ \text{Output high driving current} - 22 - mA \text{Level setting 0} \\ \frac{4.8}{9.6} - - mA \text{Level setting 1} \\ 14.4 - - mA \text{Level setting 2} \\ 19.2 - mA \text{Level setting 3} \\ \text{Mathematical positions} - - - - - - - - - $				-	-		=
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		3.3V I/O _{≤2} (dou		ng driving	g/sinking		
Output high driving current 4.8 mA Level setting 0 9.6 mA Level setting 1 14.4 mA Level setting 2 19.2 - mA Level setting 3	R _{PU}						
Output high driving current 9.6 mA Level setting 1 14.4 mA Level setting 2 19.2 - mA Level setting 3	R _{PD}	Pull-down resistor	_	22	-	kΩ	
Output high driving current 9.6 mA Level setting 1 14.4 mA Level setting 2 19.2 - mA Level setting 3			4.8	-	-	mΑ	Level setting 0
I _{OH} Output high driving current 14.4 mA Level setting 2 19.2 - mA Level setting 3				-	-		-
19.2 - mA Level setting 3	IOH			-	-		
	ЮН			-	-		
			24	-	-		Level setting 4

2015/05/28 - 38 - Version 0.5



			1		_	I			
		28.8	-	-	mΑ	Level setting 5			
		33.6	-	-	mΑ	Level setting 6			
		38.4	-		mA	Level setting 7			
		4.8	-	-	mΑ	Level setting 0			
		9.6	_	_	mΑ	Level setting 1			
		14.4	_	-	mA	Level setting 2			
		19.2	_	_	mA	Level setting 3			
I_{OL}	Output low driving current	24	_	_	mA	i			
			-	-		Level setting 4			
		28.8	-	-	mΑ	Level setting 5			
		33.6	-	-	mA	Level setting 6			
		38.4	-	-	mΑ	Level setting 7			
2.5V I/O General characteristic									
V_{P_IO}	IO power supply	2.25	2.5	2.75	V	4			
V_{IH}	Input high voltage	1.7	-	-	V				
V _{IL}	Input low voltage	-	-	0.7	V				
	Schmitt trigger high		4.66=			7 11-11 11 11			
V_{t+}	threshold	-	1.295	-	V				
	Schmitt trigger low								
V_{t-}	threshold	-	1.025	-	NV				
\/		0.15		0.3	, \\ \\				
V _{HYST}	Hysteresis	0.15	- 6	0.3	, N//				
V_{OH}	Output high voltage	V _{P_IO} -0.4	> ((-))	Bain	V				
V_{OL}	Output low voltage	7 -((0.4	V				
ILI	Input leakage current	-10	リ - ´	+10	uΑ				
I _{LO}	Output leakage current	-10		+10	uΑ				
R _{PU}	Pull-up resistor	nC	58 /		kΩ				
R _{PD}	Pull-down resistor	2/1/0	58	1	kΩ				
		1.8	-		mA	Level setting 0			
11/31	Output high driving	3.6	-	-	mΑ	Level setting 1			
I _{OH}	current	5.4	_	-	mΑ	Level setting 2			
	n n	7.2	-	-	mA	Level setting 3			
		1.8	_	-		Level setting 0			
		3.6	_	_		Level setting 1			
I _{OL}	Output low driving current	5.4	-	_		I -			
		7.2	-	-		Level setting 2			
	0.51/1/0		- 	Idea en en e		Level setting 3			
	2.5V I/O _S (1			
		3.6	-	-		Level setting 0			
I _{OH}	Output high driving	7.2	-	-		Level setting 1			
IOH	current	10.8	-	-	mΑ	Level setting 2			
		14.4	-	-	mΑ	Level setting 3			
		3.6	-	-	mΑ	Level setting 0			
		7.2	-	-	mA	Level setting 1			
l _{OL}	Output low driving current	10.8	_	_		Level setting 2			
		14.4	_	_		Level setting 3			
	1		General c	haractori		Level setting o			
\/									
V _{P IO}	IO power supply	1.62	1.8	1.98	V				

2015/05/28 - 39 - Version 0.5



V _{IH}	Input high voltage	1.2	-	-	V	
V _{IL}	Input low voltage	-	-	0.6	V	
V _{t+}	Schmitt trigger high threshold	-	1.005	-	V	
V_{t-}	Schmitt trigger low threshold	-	0.745	ı	>	
V_{HYST}	Hysteresis	0.15	ı	0.3	>	
V _{OH}	Output high voltage	V _{P_IO} -0.4	ı	ı	>	
V_{OL}	Output low voltage	-	-	0.4	V	
ILI	Input leakage current	-10	-	+10	uA	
I_{LO}	Output leakage current	-10	-	+10	uA	
R_{PU}	Pull-up resistor	-	98	-	kΩ	
R_{PD}	Pull-down resistor	-	98	-	$k\Omega$	
I _{OH}	Output high driving current	1.2 2.2 3.3 4.4	-			Level setting 0 Level setting 1 Level setting 2 Level setting 3
I _{OL}	Output low driving current	1.2 2.2 3.3 4.4			mA mA mA	Level setting 0 Level setting 1 Level setting 2 Level setting 3
	1.8V I/O _S (strong d	riving/sin	king outp	out cap	pacity)
I _{OH}	Output high driving current	2.2 4.4 6.6 8.8		-		Level setting 0 Level setting 1 Level setting 2 Level setting 3
IN II		2.2	-	-		Level setting 0
11/20		4.4	-	-	mA	Level setting 1
IOL	Output low driving current	6.6	-	-	mA	Level setting 2
	U	8.8	-	-	mΑ	Level setting 3

5.3. Specific function I/O(RTC, Reset, LVD and PBC)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions				
	RTC									
T _{START-UP}	RTC 32768Hz crystal start up time	-	250	-	ms	$V_{DD_RTC} = 3V$				
I_{RTC}	Operating current of RTC	-	-	2	uA	$V_{DD RTC} = 2.5V$				
$V_{DD\ RTCO}$	Operating voltage of RTC	1.5	-	3.3		$V_{DD BAT} >= 2.2V$				
	Maintenance voltage of	1.5	1	3.3	V	no V _{DD_BAT}				
		SET# &	Low Vol	tage Dete	ector					
R _{PU_RST}	Pull-Up Resistor of RESET#	-	124	-	ΚΩ	VDD_IO=3.3V				
RPD_RST	Pull-Down Resistor of	-	730	-	Ω	VDD_IO=3.3V				

2015/05/28 - 40 - Version 0.5

	RESET#								
V _{LVD DET+}	LVD Logic 1 Detect Level	-	2.55	2.7	V				
V_{LVD_DET}		2.25	2.4	-	V				
V _{T+_RESET}	Schmitt Trigger Positive Going Threshold (RESET)	ı	2.3	ı	V				
$V_{T-RESET}$	Schmitt Trigger Negative Going Threshold (RESET)	ı	1.7	ı	V				
Power Button Controller									
V _{T+}	Schmitt Trigger Positive Going Threshold (PWR_SW1,PWR_SW2, PWR_SW3,PWR_SW4)	-	1.5	1.8	V	$V_{DD_RTC} = 3.0V$			
V _{T-}	Schmitt Trigger Negative Going Threshold (PWR_SW1,PWR_SW2, PWR_SW3,PWR_SW4)	1	1.3	-	V	$V_{DD_RTC} = 3.0V$			
V _{PFD+}	PFD Positive Going Threshold Voltage (Core power)	ı	0.9	0.95	nK				
V _{PFD} -	PFD Negative Going Threshold Voltage (Core power)	0.80	0.85	ME	. ///				
I _{SW1-pd}	Pull-Down Current (PWR_SW1)	7 -((710		ÚA.	$V_{DD_RTC} = 3.0V$			
I _{SW2-pu}	Pull-Up Current (PWR_SW2)				uA	$V_{DD_RTC} = 3.0V$			
I _{SW3-pd}	Pull-Down Current (PWR_SW3)		3	-	uA	$V_{DD_RTC} = 3.0V$			
I _{SW4-pd}	Pull-Down Current (PWR_SW4)		1	-	uA	$V_{DD_RTC} = 3.0V$			
Roh	Resistor of PWR_EN Output High	1100	1300	1500	Ω	V_{OH} =2.9V, $V_{DD_{VBAT}}$ =3.3V			
R _{OL}	Resistor of PWR_EN Output Low	180	250	320	Ω	V_{OL} =0.4V, $V_{DD_{_}VBAT}$ =3.3V			
V _{OH}	PWR_EN Output High Voltage	V _{DD_VBAT} - 0.2	-	-	V	@ I _{OH} = 100uA			
V _{OL}	PWR_EN Output Low Voltage	-	-	0.1	V	@ I _{OL} = -100uA			

5.4. DDR3 / DDR3L Interfance

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions		
DC specification								
V_{REF}	DDR PHY I/O Reference Voltage	0.49* V _{DD DR}	1	0.51* V _{DD DR}	V			
	DDR	3 Single-	Ended C	output log	jic leve	el		
V _{OH(DC)}	DC Output High (Logic 1) Voltage	V _{REF} +0.100	1	V_{DD_DR}	V			

2015/05/28 - 41 - Version 0.5



	DO O () () () () ()					
V _{OL(DC)}	DC Output Low (Logic 0) Voltage	V_{SS}	-	V _{REF} -0.100	V	
$V_{OH(AC)}$	AC Output High (Logic 1) Voltage	V _{REF} +0.15	-	Note1	V	
V _{OL(AC)}	AC Output Low (Logic 0) Voltage	Note1	-	V _{REF} -0.15	٧	
		L Sinale	-Ended (Dutput log	aic lev	el
	DC Output High (Logic 1)	V_{REF}				
V _{OH(DC)}	Voltage	+0.09	-	V_{DD_DR}	V	
$V_{OL(DC)}$	DC Output Low (Logic 0) Voltage	V_{SS}	-	V _{REF} -0.09	V	
V _{OH(AC)}	AC Output High (Logic 1) Voltage	V _{REF} +0.135	-	Note1	V	
V _{OL(AC)}	AC Output Low (Logic 0) Voltage	Note1	-	V _{REF} -0.135	٧	
	DDI	R3 Differ	ential Ou	tput logic	level	
V _{OH(Diff)}	Differential output high voltage	0.200	-	Note2	V	
$V_{OL(Diff)}$	Differential output low voltage	Note2		-0.200		
V _{OHDiff(AC)}	Differential output high AC voltage	2 * (V _{OH(AC)} • V _{REF})		Note2	×	IRE "
$V_{OLDiff(AC)}$	Differential input low AC voltage	Note2		2* (V _{REF} -V _{OL(AC)})		
V _{OX(DQS)}	Differential output cross point relative to V _{DD_DR} /2 for DQS, DQS#	-1500		150	mV	
V _{ox(ck)}	Differential output cross point relative to V _{DD_DR} /2 for CK, CK#	-175	-	175	mV	
	DDR	3L Differ	ential Ou	utput logi	c leve	
$V_{OH(Diff)}$	Differential output high voltage	0.180	-	Note2	V	
$V_{OL(Diff)}$	Differential output low voltage	Note2	-	-0.180	V	
$V_{OHDiff(AC)}$	Differential output high AC voltage	2 * (V _{OH(AC)} - V _{REF})	-	Note2	٧	
$V_{OLDiff(AC)}$	Differential input low AC voltage	Note2	-	2 * (V _{REF} -V _{OL(AC)})	V	
V _{OX(DQS)}	Differential output cross point relative to V _{DD_DR} /2 for DQS, DQS#	-150	-	150	mV	
V _{OX(CK)}	Differential output cross point relative to V _{DD DR} /2	-150	-	150	mV	

2015/05/28 - 42 - Version 0.5





	for CK, CK#									
	AC specification									
F_{CLK}	DDR3 Clock Frequency	300	•	600	Mhz					
t _{CH}	clock high pulse width	0.43	-	-	t _{CK}					
t _{CL}	clock low pulse width	0.43	-	-	t _{CK}					
t _{DQSH}	DQS,DQS# differential optput high time	0.45	ı	0.55	t _{CK}					
t_{DQSL}	DQS,DQS# differential optput low time	0.45	-	0.55	t _{CK}					
t _{DQSS}	DQS,DQS# rising edge output access time from rising CK,CK#	-0.25		0.25	t _{CK}					
Note	 Refer to JESD79-3F "Overshoot and Undershoot Specifications" These values are not defined; however, the single-ended signals CK, CK#, DQS, DQS#, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to JESD79-3F "Overshoot and Undershoot Specifications" 									

5.5. High speed serial interface(MIPI CSI, LVDS, HiSPi)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions				
		Inp	ut Imped	ance						
Z _{ID}	Impedance of Differential Terminator	7 80	7100	125	Ohm	(check resistor's accuracy)				
	LVDS/HiSPi(Sub-LVDS/HiVCM) HS Receiver DC Specifications									
$V_{\text{CMRX(DC)}}$	Common-mode voltage HS receive mode	600	900	1200	mV					
VIDTH	Differential input high threshold))- c	<u>)</u> -	70	mV	("Z" : 25mV)				
VIDTL	Differential input low threshold	-70	-	-	mV	("Z" : -25mV)				
VIHHS	Single-ended input high voltage	-	-	1500	mV	(1200+300)				
VILHS	Single-ended input low voltage	400	-	-	mV					
	HiSPi(S	SLVS) HS	S Receive	r DC Spe	cificatio	ons				
$V_{\text{CMRX(DC)}}$	Common-mode voltage HS receive mode	150	200	250	mV					
VIDTH	Differential input high threshold	-	-	70	mV	("Z" : 25mV)				
VIDTL	Differential input low threshold	-70	-	-	mV	("Z" : -25mV)				
Vihhs	Single-ended input high voltage	-	-	490	mV	(360+130))				
Vilhs	Single-ended input low voltage	-10	-	-	mV	(120-130)				
		PI HS Re	ceiver DC	Specifica	ations					
$V_{CMRX(DC)}$	Common-mode voltage	70	-	330	mV	Note 1,2				

2015/05/28 - 43 - Version 0.5



						14130003			
	HS receive mode								
VIDTH	Differential input high threshold	-	-	70	mV				
VIDTL	Differential input low threshold	-70	1	-	mV				
Vihhs	Single-ended input high voltage	-	-	460	mV	Note 1			
VILHS	Single-ended input low voltage	-40	-	-	mV	Note 1			
	1. Excluding possible add					eak sine wave beyond 450MHz.			
Note						between the transmitter and the			
						variation below 450MHz.			
V _{IH}	Logic 1 input voltage	PI LP Re 880	ceiver DC	specifica	mV	- 1			
	Logic 0 input voltage, not	000							
V _{IL}	in ULP State	-	-	500	mV				
V _{HYST}	Input Hysteresis	25	-	-	mV				
		al Purpos	se Input I	JC speci	ticatio	ns			
V_{T+}	Schmitt Trigger Positive Going Threshold		-	2.0	, 	V _{DD_HSI_IO} = 3.3V			
V _{T-}	Schmitt Trigger Negative Going Threshold	0.8		MIII	V	$V_{DD_HSI_IO} = 3.3V$			
R _{PD}	Pull Down Resistance	7 -((110K	- (Ohm	V _{DD} HSI 10 = 3.3V			
V _{HYST}	Input Hysteresis	0.3	リ - 1	\mathcal{C}	V	$V_{DD_HSI_IO} = 3.3V$			
V _{T+}	Schmitt Trigger Positive Going Threshold			1.85	V	$V_{DD_HSI_IO} = 2.8V$			
V _{T-}	Schmitt Trigger Negative Going Threshold	0.75		-	V	$V_{DD_HSI_IO} = 2.8V$			
V _{HYST}	Input Hysteresis	0.25	-	-	V	$V_{DD HSI IO} = 2.8V$			
R_{PD}	Pull Down Resistance	-	140K	-	Ohm	$V_{DD_HSI_IO} = 2.8V$			
V _{T+}	Schmitt Trigger Positive Going Threshold	-	-	1.2	V	$V_{DD_HSI_IO} = 1.8V$			
V _{T-}	Schmitt Trigger Negative Going Threshold	0.6	-	-	V	$V_{DD_HSI_IO} = 1.8V$			
V _{HYST}	Input Hysteresis	0.2	_	_	V	$V_{DD HSI IO} = 1.8V$			
R _{PD}	Pull Down Resistance	-	275K	_	Ohm	$V_{DD HSI IO} = 1.8V$			
INPU		S/HiSPi F		AC Specif					
F _{CLK}	LVD	-	-	750	MHz				
C _{CM}	Common-mode termination	-	10	-	pF	(5pF option)			
MIPI HS Receiver AC specifications									
F _{CLK}		40	-	750	MHz				
$\Delta V_{CMRX_{-}}$	Common-mode interference beyond	-	-	100		Note 2			
HF	450MHz								
ΔV _{CMRX} _	Common-mode interference	-50	-	50	mV	Note 1,4			

2015/05/28 - 44 - Version 0.5





	50MHz-450MHz								
Ссм	Common-mode termination	-	10	60	pF	Note 3 (5pF option)			
Note	 Excluding 'static' ground shift of 50mV ΔV_{CMRX(HF)} is the peak amplitude of a sine wave superimposed on the receiver inputs. For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification. Voltage difference compared to DC average common-mode potential. 								
MIPI LP Receiver AC specifications									
e _{SPIKE}	Input pulse rejection	-	-	300	V·ps	Note 1,2,4			
T _{MIN-RX}	Minimum pulse width response	20	-	-	nS	Note 4			
V _{INT}	Peak interference amplitude	-	-	200	mV	2			
f _{INT}	Interference frequency	450	-	-	MHz				
Note	 Time-voltage integration of a spike above V_{IL} when being in LP-0 state or below V_{IH} when being in LP-1 state. An impulse less than this will not change the receiver state. In addition to the required glitch rejection, implements shall ensure rejection of known RF-interferences. An input pulse greater than this shall toggle the output. 								

5.6. ADC

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
RES	ADC Effective Resolution	\overline{n}	8.5		Bits	10bits SAR ADC structure ≦125KSPS
V _{IN}	Input signal level) 	V_{DD-ADC}	>	
HNL	Integral nonlinearity	3	•	+3	LSB	
DNL	Differential nonlinearity	-1	-	+1	LSB	
CIN	Input capacitance of channel	-	20	ı	pF	
	Input capacitance of buffer	-	1	-	pF	

2015/05/28 - 45 - Version 0.5



5.7. Audio Codec

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
		ľ	Micropho	ne		
V_{MIC_BIAS}	Mic Bias Output Level	-	2.0	-	V	Setting 0
	·	-	2.5	-	V	Setting 1
V _{IN}	Input Full Scale Level	-	2.65	-		0dB gain
SNR	Signal to Noise Ratio	-	85	-	dBA	0dB gain, A-weighting
THD+N	Total Harmonic Distortion Plus Noise Ratio	-	-75	-	dBA	0dB gain, A-weighting.
		-	2.38	-		PGA gain set to +25.5 dB
R _{IN}	Input Resistance	-	24	-		PGA gain set to 0 dB
		-	44.2	-	ΚΩ	PGA gain set to -21 dB
G_{PGA}	Programable Gain Amplifier Range	-21	-	+25.5	dB	32 steps
G _{STEP}	Programable Gain Amplifier Step Size	-	1.5	-	dB	
G_{Boost}	Boost Gain	-	20	-	dB	0/10/20/30 dB
	Head	dphone o	r Line O	ut @16Ω	Load	d
SNR	Signal to Noise Ratio	-	80	7-1	dBA	
THD+N	Total Harmonic Distortion Plus Noise Ratio		70	MIII	dBA	IRE "
G_{PGA}	Programable Gain Amplifier Range	7-31.6		+6	B	
G _{STEP}	Programable Gain Amplifier Step Size		1.2		dB	
C_R	Crosstalk Ratio	~ 4 C	-75		dB	
	Speak	er BTL C	Output @	8Ω (Cla	ass-Al	B)
SNR	Signal to Noise Ratio	-	88	-	dBA	
THD+N	Total Harmonic Distortion Plus Noise Ratio	-	-75	-	dBA	
G_{PGA}	Programable Gain Amplifier Range	-31.6	-	+6	dB	32 steps
G _{STEP}	Programable Gain Amplifier Step Size	1	1.2	•	dB	
P _{SPK}	BTL Speaker Output Power	1	380	-	mW	@THD1%
	Spea	ker BTL	Output @	0 8Ω (C	lass-D	0)
SNR	Signal to Noise Ratio	-	75	-	dBA	
THD+N	Total Harmonic Distortion Plus Noise Ratio	-	-40	-	dBA	
P _{SPK}	BTL Speaker Output Power	-	300	-	mW	0dBFS input, 0dB gain.

2015/05/28 - 46 - Version 0.5



5.8. TV encoder

 $(R_{LOAD} = 37.5 \Omega, Conversion rate = 27MHz)$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
RES	Video DAC Effective Resolution	-	10	ı	bits	10-Bits I-Steering DAC structure
INL	Integral Nonlinearity, INL	-1.5	-	+1.5	LSB	
DNL	Differential Nonlinearity, DNL	-1		+1	LSB	
I _{CODE}	Output Current-DAC Code 1023 (lout FS)	-	34	1	mA	R _{load} = 37.5 Ohm
V _{CODE}	Out Voltage-DAC Code 1023	-	1.275	ı	V	R _{load} = 37.5 Ohm
VLE	Video Level Error	-5	-	+5	%	
Voc	Output Compliance Range	0	-	1.4	V	
F _{CLK}	Conversion rate	-	27	-	MHz	

5.9. MIPI DSI Tx

LCLK	Conversion rate	_	21		IVII IZ					
5.9.	MIPI DSI Tx									
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions				
	MIPI D-PHY DC specifications									
HS Transmitter										
V _{CMTX}	HS transmit static common mode voltage	150	200	250	þ m	Note. 1				
ΔV _{CMTX} (1,0)	VCMTX mismatch when output is Differential-1 or Differential-0			5	mV	Note. 2				
Vool	HS transmit differential voltage	140	200	270	mV	Note. 1				
IΔV _{OD}	VOD mismatch when output is Differential-1 or Differential-0	1	ı	10	mV	Note. 2				
V_{OHHS}	HS output high voltage	-	-	360	mV	Note. 1				
Zos	Single ended output impedance	40	50	62.5	Ω					
ΔZ _{OS}	Single ended output impedance Mismatch	-	-	10	%					
Note	1. Value when driving into load impedance anywhere in the Z _{ID} range.									
			P Transm							
V _{OH}	Thevenin output high level		1.2	1.3	V	VOH				
V_{OL}	Thevenin output low level	-50	-	50	mV	VOL				
Z _{OLP}	Output impedance of LP transmitter	110	-	-	Ω	Note. 1,2				
Note	1. See Figure 42 and Fig	ure 43. i	n MIPI D	-PHY sp	ecifica	ition.				

2015/05/28 - 47 -Version 0.5





	la =: ·				10				
						the LF	ransmitter output impedance		
_	shall ensure the T _{RLP} /T _{FLP} specification is met. LP Receiver								
V _{IH}	Logic 1 input v	voltage	880	- Necen		mV			
V IH	Logic 0 input v		000			111 V			
V _{IL}	in ULP State	onago, not	-	-	500	mV			
V _{IL_ULPS}	Logic 0 input v State	G .	-	-	300	mV			
V _{HYST}	Input Hysteres		25	-	-	mV			
Note	2. Though n	ure the T_{RLP}/T	value for _{FLP} spec	Z_{OLP} is sification i	pecified, s met.	the LF	tion. P transmitter output impedance		
	-			n Detect	or (LP-C				
V _{IHCD}	Logic 1 conter threshold		450	-	-	mV			
V _{ILCD}	Logic 0 conter threshold		-	-	200	mV			
		M		Y AC sp		ons			
	I = .		HS	S Transm	nitter	- 11 -			
ΔV _{CMTX}	Common-leve above 450MHz	l variations	<u>-</u>		15	mV RMS	IRE "		
ΔV _{CMTX}	Common-leve between 50-4	1//		<u></u>	25	mV PEAK			
t _{R and} t _F	20%-80% rise		-	2 ((- <u>"</u>	0.3	UI	Note. 1		
Note	fall time 1. UI is equal	1 to 1//2*fb)	150 Soo costi	on 7.2 fo	r the def	ps	of th		
Note	i. Oris equal	110 1/(2 111).		Transm		IIIIIIOII	OI III		
T _{RLP} (T _{FLP}	15%-85% rise fall time	time and	-	-	25	ns	Note. 1		
T _{REOT}	30%-85% rise fall time	time and	-	-	35	ns	Note. 1, 5, 6		
T _{LP-PULSE-T}	Pulse width of the LP exclusive-	rst LP cclusive-OR ock pulse ter Stop ate or last ulse before cop state	40	-	-	ns	Note. 4		
	рι	LL other ulses	20	-	-	ns	Note 4		
T _{LP-PER-TX}	Period of the Lexclusive-OR		90	-	-	ns			
Σ\//S+	Slew rate @ C 0pF	CLOAD =	-	-	500	mV/ns	Note 1, 3, 7, 8		
δV/δt _{SR}	Slew rate @ C 5pF	CLOAD =	-	-	300	mV/ns	Note 1, 3, 7, 8		

2015/05/28 - 48 - Version 0.5





						N 1 90003
	Slew rate @ CLOAD = 20pF	-	-	250	mV/ns	Note 1, 3, 7, 8
	Slew rate @ CLOAD = 70pF	-	ı	150	mV/ns	Note 1, 3, 7, 8
	Slew rate @ CLOAD = 0 to 70pF (Falling Edge Only)	30	1	-	mV/ns	Note 1, 2, 3
	Slew rate @ CLOAD = 0 to 70pF (Rising Edge Only)	30	1	-	mV/ns	Note 1, 3, 9
		30 – 0.075 * (VO,IN ST – 700)	•	-	mV/ns	Note. 1, 10, 11
C_{LOAD}	Load capacitance	0	-	70	pF	Note 1
	capacitance of TX and capacitance can be up 2. When the output voltag 3. Measured as average a 4. This parameter value c slopes and trip levels a	RX are a to 50pF ge is betwacross are an be low and mismanserved do	ssumed for a tran veen 400 ny 50 mV wer than atches bo uring HS	to alway smissior mV and segmer T _{LPX} due etween [s be < n line v 930 m t of th to diff Op and	

Note

- 5. The rise-time of T_{REOT} starts from the HS common-level at the moment the differential amplitude drops below 70mV, due to stopping the differential drive.
- 6. With an additional load capacitance CCM between 0 and 60pF on the termination center tap at RX side of the Lane
- 7. This value represents a corner point in a piecewise linear curve. See Figure 45 and Figure 46.
- 8. When the output voltage is in the range specified by V_{PIN} (absmax).
- 9. When the output voltage is between 400 mV and 700 mV.
- 10. Where $V_{O.INST}$ is the instantaneous output voltage, V_{DP} or V_{DN} , in millivolts.
- 11. When the output voltage is between 700 mV and 930 mV.

LP Receiver										
	1									
e _{SPIKE}	Input pulse rejection	-	-	300	v.bs	Note 1,2,3				
T _{MIN-RX}	Minimum pulse width response	20	-	-	ns	Note 4				
V_{INT}	Peak interference amplitude	1	-	200	mV					
f _{INT}	Interference frequency	450	-	-	MHz					
Note	 Time-voltage integration of a spike above V_{IL} when being in LP-0 state or below V_{IH} when being in LP-1 state. An impulse less than this will not change the receiver state. In addition to the required glitch rejection, implements shall ensure rejection of known RF-interferences. An input pulse greater than this shall toggle the output. 									

2015/05/28 - 49 - Version 0.5





	Pin Characteristic Specifications									
V_{PIN}	Pin signal voltage range	-50	-	1350	mV					
I _{LEAK}	Pin leakage current	-10	-	10	uA					
V_{GNDSH}	Ground shift	-50	-	50	mV					
V _{PIN} (absmax)	Transient pin voltage level	-0.15	-	1.45	V					
T _{VPIN} (absmax)	Maximum transient time above VPIN(max) or below VPIN(min)	-	-	20	ns					
Note	When the pad voltage is in the signal voltage range from V _{GNDSH} , MIN to VOH + V _{GNDSH} , MAX and the Lane Module is in LP receive mode. The voltage overshoot and undershoot beyond the V _{cross} is only allowed during a single.									

Figure. D-PHY signaling level







Figure. Signaling and contention Voltage levels

2015/05/28 - 51 - Version 0.5







5.10. HDMI Tx

0	112111111		~ \\	U		11 11 11 3				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions				
	Transmitter DC Specifications									
V _{OFF}	Single-ended standby output voltage	AV _{cc} -10		AV _{cc} +10	mV	AV _{CC} : Termination Supply Voltage				
V _{SWING}	Single-ended output swing voltage	400	500	600	mV					
V _L	Single-ended low level output voltage	2.7	-	2.9	٧					
	Т	ransmitt	er AC Sp	ecification	ns					
t_R/t_F	Rise/fall time	75	ı	-	ps					
T _{Skew_inter}	Inter-Pair Skew at source connector	1	1	0.20	T _{char.}					
T _{Skew_intra}	Intra-Pair Skew at source connector	-	-	0.15	T_{bit}					
Duty	Clock duty cycle	40	50	60	%					
T _{cj}	TMDS Differential Clock Jitter	-	-	0.25	T_bit					
		Hot Plu	g Detect	ion Signa	al					
V _{IH}	Input High Voltage (HDMI_PLUG)	2.0	-	-	٧	Max 5.3V				
V _{IL}	Input Low Voltage (HDMI_PLUG)	ı	-	0.8	>					

2015/05/28 - 52 - Version 0.5



5.11. USB

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions				
	High Speed DC Specifications Input Levels (differential receiver)									
		ut Levels	s (differei	ntial rece	iver)					
V _{HSDIFF}	High speed differential input sensitivity	300	-	-	mV	V _{I(DP)} -V _{I(DM)} measured at the connection as application circuit				
V _{HSCM}	High speed data signaling common mode voltage range	-50	-	500	mV					
V_{HSSQ}	High speed squelch	-	-	100		squelch detected				
11000	detection threshold	150	-	-		no squelch detected				
V_{HSDSC}	High speed disconnection detection threshold	625	-	- 525	mV mV	disconnection detected disconnection not detected				
	detection uncorreia	0	utput Lev		1110	disconnection not detected				
	High speed idle level		atput Lo	7010						
V _{HSOI}	output voltage (differential)	-10	-	10	mV					
V _{HSOL}	High speed low level output voltage (differential)	-10	- 0	10	mV					
V _{HSOH}	High speed high level output voltage (differential)	-360		400	mV	URL				
V _{CHRPJ}	Chirp-J output voltage (differential)	700		1100	m√					
V _{CHIRPK}	Chirp-K output voltage (differential)	-900		-500	mV					
			Resistan	ce						
R _{DRV}	Driver output impedance	3	6	9	Ω	equivalent resistance used as internal chip only				
TORV	Briver output impodance	40.5	45	49.5	Ω	overall resistance including external resistor				
			<u> Terminati</u>	on						
V_{TERM}	Termination voltage for pull-up resistor on pin RPU	3.0	-	3.6	V					
	F	ull Spee	d DC Sp	ecification	ons					
		ut Level	s (differe	ntial rece	iver)					
V_{DI}	Differential input sensitivity	0.2	-	-	V	$ V_{I(DP)}-V_{I(DM)} $				
V _{CM}	Differential common mode voltage	0.8	-	2.5	V					
		t Levels ((single-er	nded rec	eivers					
V_{SE}	Single ended receiver threshold	8.0	-	2.0	V					
Output Levels										
V_{OL}	Low-level output voltage	0	-	0.3	V					

2015/05/28 - 53 - Version 0.5






V _{OH}	High-level output voltage	2.8	-	3.6	V				
- 011			d AC Sp		ions				
			r Charact						
T _{HSDRATE}	High speed TX data rate	479.76	-	480.24	Mbps				
	High speed RX data rate	479.76	-	480.24	Mbps				
t _{HSR}	High speed differential rise time	500	1	-	ps				
t _{HSF}	High speed differential fall time	500	-	-	ps				
Driving timing									
	Driver waveform requirement		e pattern			Follow template1 described in USB2.0 spec			
		Re	ceiver tir	ming		,,,			
	Data source jitter and receiver jitter tolerance	•	e pattern	•	ale 4	Follow template 4 described in USB2.0 spec			
	F		d AC Sp		ons				
			r Charact						
	Full speed TX data rate	11.994	-	12.006					
T _{FSRDRATE}	Full speed RX data rate	11.97	-	12.03					
t _{FR}	Rise time	4		20	ns	CL=50pF; 10 to 90% of V _{OH} -V _{OL}			
t _{FF}	Fall time	4		20	ns	CL=50pF; 90 to 10% of V _{OH} -V _{OL}			
t _{FRMA}	Differential rise/fall time matching (t _{FR} /t _{FF})	90		110	%	Excluding the first transition from idle mode			
V _{CRS}	Output signal crossover voltage	1,3		2.0	٧	Excluding the first transition from idle mode			
		D	riving tim	ning	1				
M	VI, FSE0, OE to DP, DN propagation delay	<u>_</u>	-	15	ns	for detailed description of VI, FSE0 and OE, please refer to USB1.1 spec			
T_{FDEOP}	Source jitter for differential transition to SE0 transition	-2	-	5	ns				
T_{JR1}	Receiver jitter	-18.5	-	18.5	ns	To next transition			
T_{JR2}	Receiver jitter	-9	-	9	ns	For paired transition			
T _{FEOPT}	Source SE0 interval of EOP	160	-	175	ns				
T_{FEOPR}	Receiver SE0 interval of EOP	82	-	-	ns				
T _{FST}	Width of SE0 interval during differential transition	-	-	14	ns				
		Re	ceiver tir	ning					
t _{PLH(RCV)}	Receiver propagation delay (DP; DM to RCV)	-	-	15	l ne	for detailed description of RCV, please refer to USB1.1 spec			
t _{PLH(single)}	Receiver propagation delay (DP; DM to VOP,	-	-	15	ns				

2015/05/28 - 54 - Version 0.5







VON)



2015/05/28 - 55 - Version 0.5







2015/05/28 - 56 - Version 0.5



5.12. USB Charging Port Detect

	USB charging port detect									
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions				
V_{DAT_REF}	Data Detect Voltage	0.25	-	0.4	V					
		0.5	-	0.7	V					
V_{DP_SRC}	D+ Source Voltage	0.5	-	0.7	V					
V_{LGC}	Logic Threshold	0.8	-	2.0	V					
V_{LGC_HI}	Logic High	2.0	-	3.6	V					
V_{LGC_LOW}	Logic Low	0	-	0.8	V					
I_{DM_SINK}	D- Sink Current	25	-	175	uA					
I _{DP_SINK}	D+ Sink Current	25	-	175	uA					
I _{DP_SRC}	Data Contact Detect Current Source	7	-	13	uA	n				
R_{DM_DWN}	D- Pull-down resistance	14.25	-	24.8	kΩ					

5.13. Vx1

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions			
		HS Rece	eiver Spe	cificatio	n				
V_{RTH}	CML Differential Input High Threshold	-		50	mV				
V_{RTL}	CML Differential Input Low Threshold	-50			m√°				
V _{RCT}	CML Common mode Bias Voltage		اھ)~				
R _{RIN}	CML Differential Input Resistance	80	100	120	Ohm				
t _{RISK} INTRA	Allowable Inter-pair Skew	11-116	0.3	-	UI				
			nk Spec		S				
		OBU	F Default	SPEC					
	Towningtion Desigtance	37.5	50	62.5		PHY_OEX=L, Default Setting at TX Mode			
R _{TERM}	Termination Resistance	150	200	250		PHY_OEX=H, Default Setting at RX Mode			
I _{DRIVE}	Drive Current	4	12	16	mA	Default Setting at TX Mode			
V _{BIC}	Bi-Directional Buffer Input Terminated Common Voltage	1.55	1.65	1.85	mV				
ΔV_{BIC}	Undesirable change of Bi-Directional Buffer Input Terminated Voltages	-	-	20	ı mv	AC chatacteristics should be taken care			
V _{BOD}	Bi-Directional Buffer Differential Output Voltage	640	1920	2560	mV	VBOD = 2 * IDRIVE * (RXerm // TXterm)			
V _{BOC}	Bi-Directional Buffer Common Output Voltage	1.55	1.65	1.85	mV				
	OBUF Optional SPEC								
R_{TERM}	Termination Resistance	-	50	-	Ohm	TERM[4:0] PHY_OEX=L			

2015/05/28 - 57 - Version 0.5



						=5'b10100		
		-	100	-	Ohm	TERM[4:0] =5'b01011	PHY_OEX=H	
		-	50	-	Ohm	TERM[4:0] =5'b10100	PHY_OEX=L Default settings at TX Mode	
		-	200	-	Ohm	TERM[4:0] =5'b00101	PHY_OEX=H Default settings at RX Mode	
		-	50	-	Ohm	TERM[4:0]	PHY_OEX=L	
		-	50	-	Ohm	=5'b10100	PHY_OEX=H	
		-	75	ı	Ohm	TERM[4:0]	PHY_OEX=L	
		-	75	-	Ohm	=5'b01111	PHY_OEX=H	
		-	16	-	mA	DRIVE[1:0]=2'b'	11 🔊 \	
I _{DRIVE}	Drive Current	-	12	-	mA	DRIVE[1:0]=2'b' Default settings	at TX Mode	
		-	8	-	mA	DRIVE[1:0]=2'b(לו מיט	
		-	4	-	mA	DRIVE[1:0]=2'b(00	
IBUF Default SPEC								
	Bi-Directional Buffer		(2			
V_{BTH}	Differential Input High Threshold	-		50	mV	HYS = 3'b000		
V _{BTL}	Bi-Directional Buffer Differential Input Low Threshold	-50			mV	HYS = 3'b000		
V _{HYS}	Differential Hysteresis voltage	50			mV	HYS = 3'b000		
		IBUF	Optiona	SPEC				
V _{ВТН}	Bi-Directional Buffer Differential Input High Threshold		-	175	mV	HYS = 3'b001		
V_{BTL}	Bi-Directional Buffer Differential Input Low Threshold	-175	-	-	mV	HYS = 3'b001		
V _{HYS}	Differential Hysteresis voltage	175	-	-	mV	HYS = 3'b001		
		AC	Characte	ristics				
t _{BRF}	tR, tF of differential output(20-80%)	150	-	1000	ps	See Fig B.1		
t _{BPJTX}	Bi-Directional Buffer Transmitter Period Jitter Accuracy	-	-	1	ns	See Fig B.2		
t _{BPRX}	Bi-Directional Buffer Receiver Period Jitter Tolerance(peak to peak)	8	-	-	ns	See Fig B.2		
TX/RX mode (Common) Timing								
f _{OSC}	Frequency of Oscillator	70	80	90	MHz			

2015/05/28 - 58 - Version 0.5



		1		ı	1				
	used as CLK_I on								
	Sub-Link								
tosc	Period of Oscillator	-	1/f _{OSC}	-	us				
t _{BUI}	Unit Interval of	_	16*t _{osc}	_	us				
	Manchester Codes				u.o				
	TX mode Timing								
	Set-up time for								
	transmitting data from the	_	_	2*t _{osc}	us				
	time when PHY_OEX	_	_	Z tosc	us				
	becoming H from L								
tPWL_DIN_E	Delay time to make								
	PHY_OEX H from the	_	_	4*t _{osc}	us				
	time when valid data	_	_	+ tosc	us				
	finishes.								
RX mode Timing									
	Set-up time for receiving								
t _{PUP_RX}	data from time when PDX	-	-	150	us				
	becoming H form L								
t _{RDY_RX}	Set-up time for receiving				IIn				
	data from the time when	_		3*tosc	us				
	PHY_OEX becoming H	_		3 lose	ug v				
	from L	6		11/210					
ΔV_{PUP_RX}	Difference between CMLP	7 ((u	0				
	and CMLN, during set-up	<i>J</i> -	<i>J</i> -	+/-20	mV				
	time					<u> </u>			





Fig B.1 Bi-directional CML Test Circuit for TX Mode and Switching Timing Diagram



2015/05/28 - 59 - Version 0.5






Fig B.3 Timing chart of PHY_OEX and PHY_DINP



Fig B.4 Timing chart of tPUP_RX




Fig B.5 Timing chart of tRDY_RX

2015/05/28 - 60 - Version 0.5



Ordering Information

Part Number	NT96660	NT96665	NT96663	NT96668
DSP		Yes		Yes
USB	2	2	1	1
Vx1			Yes	Yes
Audio	Stereo	Stereo	Mono	Mono
MIPI DSI(data lanes)	2	2	4	4



2015/05/28 - 61 - Version 0.5