# HONGCE ZHANG

Rm 5212, Science and Technology Building Nansha IT Park, Nansha Guangzhou, 511458 hongcezh@ust.hk

### **EDUCATION**

Princeton University

Electrical and Computer Engineering
Ph.D. (advisor: Sharad Malik)

Shanghai Jiao Tong University

Sep 2015 – June 2021

Sep 2011 – July 2015

School of Electronic Information and Electrical Engineering

Bachelor

### WORK EXPERIENCE

Assistant Professor at Hong Kong University of Science and Technology (Guangzhou)
 Microelectronics Thrust, Function Hub
 Intern at Intel Strategic CAD Labs
 Synthesizing hardware abstraction from simulation traces for verification purposes
 Intern at VMware Research
 Formal property verification of neural networks

Constraint-solving for systems-on-chip floor-planning

### RESEARCH FIELDS

•Intern at Nokia Bell Labs

- •Model checking and invariant synthesis
- Hardware verification using formal instruction set architecture specification

### NOTABLE RESEARCH PROJECTS

## The Upscale Project https://upscale.stanford.edu/

2018 - 2021

Jun 2017 – Aug 2017

- Scaling up formal methods, developing hardware model checking techniques and formal hardware verification methodologies.
- This is a joint project by teams from Princeton and Stanford, funded by DARPA POSH program, which is part of the DARPA Electronics Resurgence Initiative (ERI).

### Specification and Verification for Accelerator-Rich Systems-on-Chip

2016 - 2018

- NSF: XPS FULL. Grant no. 1628926.
- Addressing the specification and verification challenges in heterogeneous Systems-on-Chip with domain-specific accelerators.

### TOOL DEVELOPMENT

#### **ILAng** main developer

https://github.com/PrincetonUniversity/ILAng

- A platform for Systems-on-Chip specification and verification.
- High-standard software engineering practice with CI/CD, code quality and test coverage control.
- Functionality: behavioral equivalence checking between instruction-level abstraction and hardware description languages, software-hardware co-simulation and co-verification.

Pono co-developer

https://github.com/upscale-project/pono

- Pono is previously named CoSA2, which won the first place in Hardware Model Checking Competition 2019, and has been integrated in the commercial tool: SymbioticEDA.
- My contributions: array property interface, trace visualization, model checking algorithm SyGuS-APDR
- Functionality: automated formal property verification on Verilog.

### **PUBLICATIONS**

#### Conferences:

- •Makai Mann, Ahmed Irfan, Florian Lonsing, Yahan Yang, **Hongce Zhang**, Kristopher Brown, Aarti Gupta and Clark Barrett, Pono: A Flexible and Extensible SMT-based Model Checker, in *Computer-aided Verification* (CAV), 2021
- •Hongce Zhang, Aarti Gupta and Sharad Malik, Syntax-Guided Synthesis for Lemma Generation in Hardware Model Checking, in *Verification Model Checking and Abstract Interpretation (VMCAI)*, 2021.
- •Hongce Zhang, Maxwell Shinn, Aarti Gupta, Arie Gurfinkel, Nham Le and Nina Narodytska, Verification of Recurrent Neural Networks for Cognitive Tasks via Reachability Analysis, in *European Conference on Artificial Intelligence (ECAI)*, 2020.
- •Nina Narodytska, **Hongce Zhang**, Aarti Gupta, and Toby Walsh, In Search for a SAT-friendly Binarized Neural Network Architecture, in *International Conference on Learning Representations (ICLR)*, 2020.
- •Hongce Zhang, Weikun Yang, Grigory Fedyukovich, Aarti Gupta and Sharad Malik, Synthesizing Environment Invariants for Modular Hardware Verification, in *Verification Model Checking and Abstract Interpretation* (VMCAI), 2020.
- Bo-Yuan Huang, **Hongce Zhang**, Aarti Gupta and Sharad Malik, ILAng: A Modeling and Verification Platform for SoCs Using Instruction-Level Abstractions, in *Tools and Algorithms for the Construction and Analysis of Systems (TACAS)*, 2019.
- •Hongce Zhang, Caroline Trippel, Yatin A. Manerkar, Aarti Gupta, Margaret Martonosi and Sharad Malik, ILA-MCM: Integrating Memory Consistency Models with Instruction-Level Abstraction for Heterogeneous System-on-Chip Verification, in *Formal Methods in Computer-Aided Design (FMCAD)*, 2018.
- •Jangseop Shin, **Hongce Zhang**, Jinyong Lee, Ingoo Heo, Yu-Yuan Chen, Ruby B. Lee, and Yunheung Paek, A Hardware-based Technique for Efficient Implicit Information Flow Tracking, in *International Conference on Computer-Aided Design (ICCAD)*, 2016

### Journal

•Bo-Yuan Huang, **Hongce Zhang**, Pramod Subramanyan, Yakir Vizel, Aarti Gupta and Sharad Malik, Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification, in *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 2019. **ACM TODAES Best Paper Award @ DAC'20** 

### **AWARDS**

•Princeton EE department TA award for outstanding contributions in ELE206

Sep 2018

•National scholarship of China

Oct 2014