姓名			_ 箱子号	80	_ 专业 _	
实验项目编号	3	实验名称				

 $\mathrm{CPU}$ 

• slti sltui andi ori xori sll srl sra pcaddu 12i

• mul.w mulh.w mulh.wu div.w mod.w div.wu mod.w

• blt bge bltu bgeu

• ld.bld.hld.buld.hust.b st.h

1:		
	PC	
32	,	
,		
	,	

 $\bf 1$   ${\rm ALU} \qquad {\rm mul.v} \ {\rm div.v}$   ${\rm CPU}$ 

2

3

3.1

pcaddu12i PC

beq, bne

•

 ${\rm load} \qquad \qquad {\rm ld.bu,\,ld.hu} \qquad {\rm ld.b,\,ld.h} \quad {\rm store} \qquad 2$ 

```
// mul.v 32x32 → 64
module mul #(
   parameter XLEN = 32
)(
   input wire
                            clk,
   input wire
                            resetn,
   input wire
                            start,
                                         //
   input wire
                            signed_mode, // 1
   input wire [XLEN-1:0]
                            op_a,
   input wire [XLEN-1:0]
                            op_b,
   output wire
                            busy,
                                         //
   output wire
                                        //
                            done,
   output wire [2*XLEN-1:0] product
                                        // 64
);
// div.v 32/32 → 32 + 32
module div #(
   parameter XLEN = 32
)(
   input wire
                       clk,
   input wire
                       resetn,
   input wire
                       start,
                                      //
   input wire
                       signed_mode, // 1
   input wire [XLEN-1:0] dividend,
   input wire [XLEN-1:0] divisor,
   output wire
                       busy,
                                      //
   output wire
                       done,
                                      11
   output wire
                       divide_by_zero, //
   output wire [XLEN-1:0] quotient, //
   output wire [XLEN-1:0] remainder //
);
         \mathbf{EXE}
                                                     exe_ready_go/allowin busy/done
start
                          busy
                                    busy
                                             done
    3.3
            FSM
   signed_mode=1
1.
2.
                  64
3.
                                      divisor=0 divide_by_zero
```

## • - Shift-Add

/ -

- acc\_r multiplicand\_rmultiplier\_r count\_r COUNT\_WIDTH=\$clog2(XLEN)+1
- multiplier\_r[0] 1 acc\_r += multiplicand\_r multiplicand\_r multiplier\_r count\_r--
- count\_r==1 / done=1 busy=0 product 32/64 32

### • Restoring Division

- remainder\_mag\_r quotient\_mag\_r dividend\_shift\_r divisor\_mag\_r count\_r
- •
- 1. dividend\_shift\_r
- 2. divisor\_mag\_r remainder\_sub
- 3. ge\_candidate 1 1 remainder\_sub (
- 4. count\_r-- last\_cycle

#### 3.3

ALU 12 19 IDU alu\_op alu\_op[12] alu\_op[18] mul.w mulh.w mulh.wu div.w mod.w div.wu  $\,$  mod.wu

```
assign alu_op[12] = inst_mul_w; // MUL.W: 32x32->32 (low part)
assign alu_op[13] = inst_mulh_w; // MULH.W: 32x32->32 (high part, signed)
assign alu_op[14] = inst_mulh_wu; // MULH.WU: 32x32->32 (high part, unsigned)
assign alu_op[15] = inst_div_w; // DIV.W: signed division
assign alu_op[16] = inst_mod_w; // MOD.W: signed modulo
assign alu_op[17] = inst_div_wu; // DIV.WU: unsigned division
assign alu_op[18] = inst_mod_wu; // MOD.WU: unsigned modulo
```

```
assign is_mul_op = exe_alu_op[12] | exe_alu_op[13] | exe_alu_op[14];
assign is_div_op = exe_alu_op[15] | exe_alu_op[16] | exe_alu_op[17] | exe_alu_op[18];
assign is_multicycle_op = is_mul_op | is_div_op;
```

#### multicycle executing

```
always @(posedge clk) begin
   if (~resetn) begin
      multicycle_executing <= 1'b0;
end else begin
   if (start_multicycle) begin
      // Start multi-cycle execution
      multicycle_executing <= 1'b1;
end else if (multicycle_executing) begin
      // Wait for completion of multi-cycle operation
      if ((is_mul_op & mul_done) | (is_div_op & div_done))
            multicycle_executing <= 1'b0;
end
end
end</pre>
```

```
assign exe_ready_go = ~start_multicycle & ~multicycle_executing;
assign exe_allowin = ~exe_valid | (exe_ready_go & mem_allowin);
assign exe_to_mem_valid = exe_valid & exe_ready_go;
```

```
always @(posedge clk) begin
   if (~resetn) begin
      mul_start <= 1'b0;
      div_start <= 1'b0;
end else begin
      // Start signal active for one cycle when new multicycle instruction arrives
      mul_start <= is_mul_op & start_multicycle;
      div_start <= is_div_op & start_multicycle;
   end
end</pre>
```

```
assign final_result = exe_alu_op[12] ? mul_product[31:0] : // MUL.W: low 32 bits

exe_alu_op[13] ? mul_product[63:32] : // MULH.W: high 32 bits (signed)

exe_alu_op[14] ? mul_product[63:32] : // MULH.WU: high 32 bits (unsigned)

exe_alu_op[15] ? div_quotient : // DIV.W: quotient (signed)


exe_alu_op[16] ? div_remainder : // MOD.W: remainder (signed)

exe_alu_op[17] ? div_quotient : // DIV.WU: quotient (unsigned)

exe_alu_op[18] ? div_remainder : // MOD.WU: remainder (unsigned)

exe_alu_result; // Regular ALU result
```

# 1 EXEU



## 1: EXEU

```
EXEU
                     allow in \, ready\_go
                                                        exe
                                                               {\rm valid\,allowin}
                                                                                                   EXEU
      ready_go
                          ready_go
                                          1 valid
                           " "
           EXEU
                                                        start\_multicycle
                                      start\_exe
reg start_exe;
always @(posedge clk) begin
   if (id_to_exe_valid & exe_allowin) begin
       {exe_alu_op, exe_res_from_mem, exe_alu_src1, exe_alu_src2, exe_mem_op, exe_rf_we,
           exe_rf_waddr, exe_rkd_value, exe_pc} <= id_to_exe_zip;</pre>
       start_exe <= 1'b1;
   end else
       start_exe <= 1'b0;
end
wire start_multicycle;
assign start_multicycle = is_multicycle_op & start_exe; // Special time stamp
```

 $start\_multicycle$ 

 $\mathbf{2}$ 

Name	Slack ^1	Levels	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement
▶ Path 1	-1.443	16	257	dataRDCLK	inst_rDDR[8]	20.299	4.942	15.357	20.0
▶ Path 2	-1.427	16	67	dataRDCLK	instARDEN	20.402	4.942	15.460	20.0
▶ Path 3	-1.425	17	29	dataRDCLK	inst_rARDEN	20.856	5.066	15.790	20.0
▶ Path 4	-1.423	16	257	dataRDCLK	inst_rDDR[7]	20.279	4.942	15.337	20.0
▶ Path 5	-1.422	17	29	dataRDCLK	instARDEN	20.398	5.066	15.332	20.0
▶ Path 6	-1.400	16	257	dataRDCLK	inst_rDR[9]	20.439	4.942	15.497	20.0
₽ Path 7	-1.397	16	257	dataRDCLK	inst_rDR[8]	20.439	4.942	15.497	20.0
₽ Path 8	-1.394	16	67	dataRDCLK	inst_rARDEN	20.564	4.942	15.622	20.0
▶ Path 9	-1.386	17	16	dataRDCLK	inst_rARDEN	20.366	5.066	15.300	20.0
♣ Path 10	-1.383	16	257	dataRDCLK	inst_rDDR[8]	20.430	4.942	15.488	20.0

2:

load-to-use

CPU

CPU