
Control and Status Registers



Complete Single-Cycle RV32I Datapath!









Control and Status Registers

- Control and status registers (CSRs) are separate from the register file ($\mathbf{x0-x31}$)
 - Used for monitoring the status and performance
 - There can be up to 4096 CSRs
- Not in the base ISA, but almost mandatory in every implementation
 - ISA is modular
 - Necessary for counters and timers, and communication with peripherals







CSR Instructions

31	2019 15	14 12	11	76	C
csr	rs1	funct3	rd	opcode	9
12	5	3	5	7	
source/dest	source	e instr	rd	SYST	EM
	uimm[4:	0]		11100	011

Register operand								
Instr.	rd	rd rs Read CSR? Write CSR						
csrrw	жO	_	no	yes				
csrrw	! x0	_	yes	yes				
csrrs/c		x0	yes	no				
csrrs/c	_	! x0	yes	yes				







CSR Instructions

31	20 19 15	14 12	11	76 0
csr	rs1	funct3	rd	opcode
12	5	3	5	7
source/dest	source	instr	rd	SYSTEM
	uimm[4:	<mark>0] ←</mark> Ze	ero-exten	ded to 32b

Immediate operand								
Instr.	rd	uimm	Read CSR?	Write CSR?				
csrrwi	жO	-	no	yes				
csrrwi	! x0	_	yes	yes				
csrrs/ci		0	yes	no				
csrrs/ci	_	!0	yes	yes				







CSR Instruction Example

- The CSRRW (Atomic Read/Write CSR) instruction 'atomically' swaps values in the CSRs and integer registers.
 - We will see more on 'atomics' later
- CSRRW reads the previous value of the CSR and writes it to integer register rd. Then writes rs1 to CSR
- Pseudoinstruction csrw csr, rs1 is csrrw x0, csr, rs1
 - rd=x0, just writes rs1 to CSR
- Pseudoinstruction csrwi csr, uimm is csrrwi x0, csr, uimm
 - □ **rd**=**x0**, just writes **uimm** to CSR
- Hint: Use write enable and clock...







System Instructions

- ecall (I-format) makes requests to supporting execution environment (OS), such as system calls (syscalls)
- ebreak (I-format) used e.g. by debuggers to transfer control to a debugging environment

31		20 19 1	514 12	11	76
	funct12	rs1	funct3	rd	opcode
	12	5	3	5	7
	ECALL	0	PRIV	0	SYSTEM
	EBREAK	0	PRIV	0	

■ **fence** – sequences memory (and I/O) accesses as viewed by other threads or co-processors






Datapath Control



Our Single-Core Processor










Single-Cycle RV32I Datapath and Control










Example: sw










Example: beq








Instruction Timing



Example: add










Add Execution





Clock

PC

PC+4

inst[31:0]

Reg[rs1]

Reg[rs2]

alu


wb

Reg[1]

Control logic



Example: add timing




Critical path = t_{clk-q} +max { t_{Add} + t_{mux} , t_{IMEM} + t_{Reg} + t_{mux} + t_{ALU} + t_{mux} }+ t_{setup} = t_{clk-q} + t_{IMEM} + t_{Reg} + t_{mux} + t_{ALU} + t_{mux} + t_{setup}







Example: 1w



Critical path = t_{clk-q} +max { t_{Add} + t_{mux} , t_{IMEM} + t_{lmm} + t_{mux} + t_{ALU} + t_{DMEM} + t_{mux} ,


t_{IMEM}+t_{Reg}+t_{mux}+t_{ALU}+t_{DMEM}+t_{mux}}+t_{setup}







Instruction Timing



IF	ID	EX	MEM	WB	Total
I-MEM	Reg Read	ALU	D-MEM	Reg W	
200 ps	100 ps	200 ps	200 ps	100 ps	800 ps







Instruction Timing

Instr	IF = 200ps	ID = 100ps	ALU = 200ps	MEM=200ps	WB = 100ps	Total
add	X	Х	Х		X	600ps
beq	Х	Х	X			500ps
jal	Х	Х	Х		×	600ps
lw	Х	Х	Х	Х	Х	800ps
SW	Х	Х	Х	X		700ps

Maximum clock frequency

$$f_{max} = 1/800ps = 1.25 GHz$$

Most blocks idle most of the time

• E.g.
$$f_{max,ALU} = 1/200ps = 5 GHz!$$





Control Logic Design



Control Logic Truth Table

Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
addi	*	*	+4	1	*	Reg	Imm	Add	Read	1	ALU
lw	*	*	+4	I	*	Reg	Imm	Add	Read	1	Mem
sw	*	*	+4	S	*	Reg	Imm	Add	Write	0	*
beq	0	*	+4	В	*	PC	Imm	Add	Read	0	*
beq	1	*	ALU	В	*	PC	Imm	Add	Read	0	*
bne	0	*	ALU	В	*	PC	Imm	Add	Read	0	*
bne	1	*	+4	В	*	PC	lmm	Add	Read	0	*
blt	*	1	ALU	В	0	PC	Imm	Add	Read	0	*
bltu	*	1	ALU	В	1	PC	Imm	Add	Read	0	*
jalr	*	*	ALU	1	*	Reg	lmm	Add	Read	1	PC+4
jal	*	*	ALU	J	*	PC	Imm	Add	Read	1	PC+4
auipc	*	*	+4	U	*	PC	Imm	Add	Read	1	ALU







Control Realization Options

ROM

- "Read-Only Memory"
- Regular structure
- Can be easily reprogrammed
 - fix errors
 - add instructions
- Popular when designing control logic manually

Combinatorial Logic


 Today, chip designers use logic synthesis tools to convert truth tables to networks of gates







RV32I, A Nine-Bit ISA!










ROM-based Control










ROM Controller Implementation








Combinational Logic Control

Simplest example: BrUn

inst[14:12] inst[6:2]




How to decode whether BrUn is 1?







Control Logic to Decode add



$$R-type = i[6] \cdot i[5] \cdot i[4] \cdot i[3] \cdot i[2] \cdot RV32I$$

$$RV32I = i[1] \cdot i[0]$$





"And In Conclusion..."



Call home, we've made HW/SW contact!

High Level Language Program (e.g., C)

Compiler

Assembly Language Program (e.g., RISC-V)

Assembler

Machine Language Program (RISC-V)

```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
```

```
lw x3, 0(x10)
lw x4, 4(x10)
sw x4, 0(x10)
sw x3, 4(x10)
```

Hardware Architecture Description (e.g., block diagrams)

Architecture Implementation

Logic Circuit Description (Circuit Schematic Diagrams)









"And In conclusion..."

We have built a processor!

- Capable of executing all RISC-V instructions in one cycle each
- Not all units (hardware) used by all instructions
- Critical path changes
- 5 Phases of execution
 - □ IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions
 - Implemented as ROM or logic



