


# Control and Status Registers

# Complete Single-Cycle RV32I Datapath!






# Control and Status Registers

- Control and status registers (CSRs) are separate from the register file (**x0-x31**)
  - Used for monitoring the status and performance
  - There can be up to 4096 CSRs
- Not in the base ISA, but almost mandatory in every implementation
  - ISA is modular
  - Necessary for counters and timers, and communication with peripherals




# CSR Instructions



Register operand				
Instr.	rd	rs	Read CSR?	Write CSR?
csrrw	x0	–	no	yes
csrrw	!x0	–	yes	yes
csrrs/c	–	x0	yes	no
csrrs/c	–	!x0	yes	yes



# CSR Instructions



source/dest      source    instr      rd      SYSTEM

uimm[4:0] ← Zero-extended to 32b

Immediate operand				
Instr.	rd	uimm	Read CSR?	Write CSR?
csrrwi	x0	–	no	yes
csrrwi	!x0	–	yes	yes
csrrs/ci	–	0	yes	no
csrrs/ci	–	!0	yes	yes




# CSR Instruction Example

- The CSRRW (Atomic Read/Write CSR) instruction 'atomically' swaps values in the CSRs and integer registers.
  - We will see more on 'atomics' later
- CSRRW reads the previous value of the CSR and writes it to integer register **rd**. Then writes **rs1** to CSR
- Pseudoinstruction **csrw csr, rs1** is  
**csrrw x0, csr, rs1**
  - **rd=x0**, just writes **rs1** to CSR
- Pseudoinstruction **csrwi csr, uimm** is  
**csrrwi x0, csr, uimm**
  - **rd=x0**, just writes **uimm** to CSR
- Hint: Use write enable and clock...

# System Instructions

- **ecall** – (I-format) makes requests to supporting execution environment (OS), such as system calls (**syscalls**)
- **ebreak** – (I-format) used e.g. by debuggers to transfer control to a debugging environment




- **fence** – sequences memory (and I/O) accesses as viewed by other threads or co-processors


# Datapath Control




# Our Single-Core Processor




# Single-Cycle RV32I Datapath and Control



# Example: sw




# Example: beq




# Instruction Timing


# Example: add



# Add Execution



# Example: add timing




Critical path =  $t_{clk-q} + \max \{ t_{Add} + t_{mux}, t_{IMEM} + t_{Reg} + t_{mux} + t_{ALU} + t_{mux} \} + t_{setup}$

$= t_{clk-q} + t_{IMEM} + t_{Reg} + t_{mux} + t_{ALU} + t_{mux} + t_{setup}$




# Example: 1w



Critical path =  $t_{clk-q} + \max \{ t_{Add} + t_{mux}, t_{IMEM} + t_{Imm} + t_{mux} + t_{ALU} + t_{DMEM} + t_{mux}, t_{IMEM} + t_{Reg} + t_{mux} + t_{ALU} + t_{DMEM} + t_{mux} \} + t_{setup}$



# Instruction Timing



IF	ID	EX	MEM	WB	Total
I-MEM	Reg Read	ALU	D-MEM	Reg W	
200 ps	100 ps	200 ps	200 ps	100 ps	800 ps

# Instruction Timing

Instr	IF = 200ps	ID = 100ps	ALU = 200ps	MEM=200ps	WB = 100ps	Total
add	X	X	X		X	600ps
beq	X	X	X			500ps
jal	X	X	X		X	600ps
lw	X	X	X	X	X	800ps
sw	X	X	X	X		700ps

- Maximum clock frequency
  - $f_{\max} = 1/800\text{ps} = 1.25 \text{ GHz}$
- Most blocks idle most of the time
  - E.g.  $f_{\max, \text{ALU}} = 1/200\text{ps} = 5 \text{ GHz!}$

# Control Logic Design



# Control Logic Truth Table

Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
addi	*	*	+4	I	*	Reg	Imm	Add	Read	1	ALU
lw	*	*	+4	I	*	Reg	Imm	Add	Read	1	Mem
sw	*	*	+4	S	*	Reg	Imm	Add	Write	0	*
beq	0	*	+4	B	*	PC	Imm	Add	Read	0	*
beq	1	*	ALU	B	*	PC	Imm	Add	Read	0	*
bne	0	*	ALU	B	*	PC	Imm	Add	Read	0	*
bne	1	*	+4	B	*	PC	Imm	Add	Read	0	*
blt	*	1	ALU	B	0	PC	Imm	Add	Read	0	*
bltu	*	1	ALU	B	1	PC	Imm	Add	Read	0	*
jalr	*	*	ALU	I	*	Reg	Imm	Add	Read	1	PC+4
jal	*	*	ALU	J	*	PC	Imm	Add	Read	1	PC+4
auipc	*	*	+4	U	*	PC	Imm	Add	Read	1	ALU



# Control Realization Options

---

- ROM
  - “Read-Only Memory”
  - Regular structure
  - Can be easily reprogrammed
    - fix errors
    - add instructions
  - Popular when designing control logic manually
- Combinatorial Logic
  - Today, chip designers use logic synthesis tools to convert truth tables to networks of gates



# RV32I, A Nine-Bit ISA!

imm[31:12]				rd	011011	LUI	
imm[31:12]				rd	001011	AUIPC	
imm[20:10:111119:12]				rd	110111	JAL	
imm[11:0]				rd	110011	JALR	
imm[12:10:5]	rs2	rs1	000	imm[4:1:11]	110001	BEQ	
imm[12:10:5]	rs2	rs1	001	imm[4:1:11]	110001	BNE	
imm[12:10:5]	rs2	rs1	100	imm[4:1:11]	110001	BLT	
imm[12:10:5]	rs2	rs1	101	imm[4:1:11]	110001	BGE	
imm[12:10:5]	rs2	rs1	110	imm[4:1:11]	110001	BLTU	
imm[12:10:5]	rs2	rs1	111	imm[4:1:11]	110001	BGEU	
imm[11:0]				rd	000001	LB	
imm[11:0]				rd	000001	LH	
imm[11:0]				rd	000001	LW	
imm[11:0]				rd	000001	LBU	
imm[11:0]				rd	000001	LHU	
imm[11:5]	rs2	rs1	000	imm[4:0]	010001	SB	
imm[11:5]	rs2	rs1	001	imm[4:0]	010001	SH	
imm[11:5]	rs2	rs1	010	imm[4:0]	010001	SW	
imm[11:0]				rd	001001	ADDI	
imm[11:0]				rd	001001	SLTI	
imm[11:0]				rd	001001	SLTIU	
imm[11:0]				rd	001001	XORI	
imm[11:0]				rd	001001	ORI	
imm[11:0]				rd	001001	ANDI	
000000	shamt	rs1	001	rd	001001	SLLI	
000000	shamt	rs1	101	rd	001001	SRLI	
000000	shamt	rs1	101	rd	001001	SRAI	
000000	rs2	rs1	000	rd	011001	ADD	
000000	rs2	rs1	000	rd	011001	SUB	
000000	rs2	rs1	001	rd	011001	SLL	
000000	rs2	rs1	010	rd	011001	SLT	
000000	rs2	rs1	011	rd	011001	SLTU	
000000	rs2	rs1	100	rd	011001	XOR	
000000	rs2	rs1	101	rd	011001	SRL	
000000	rs2	rs1	101	rd	011001	SRA	
000000	rs2	rs1	110	rd	011001	OR	
000000	rs2	rs1	111	rd	011001	AND	
fm	pred	succ	rs1	000	rd	000111	FENCE
000000000000			00000	00000	111001	ECALL	
000000000001			00000	00000	111001	EBREAK	


- Instruction type encoded using only 9 bits:
- `inst[30]`,  
`inst[14:12]`,  
`inst[6:2]`

`inst[6:2]`

`inst[14:12]`


`inst[30]`

# ROM-based Control





# ROM Controller Implementation



# Combinational Logic Control

- Simplest example: **BrUn**

			inst[14:12]		inst[6:2]		
imm[12:10:5]	rs2	rs1	000	imm[4:1:11]	110001	BEQ	
imm[12:10:5]	rs2	rs1	001	imm[4:1:11]	110001	BNE	
imm[12:10:5]	rs2	rs1	100	imm[4:1:11]	110001	BLT	
imm[12:10:5]	rs2	rs1	101	imm[4:1:11]	110001	BGE	
imm[12:10:5]	rs2	rs1	110	imm[4:1:11]	110001	BLTU	
imm[12:10:5]	rs2	rs1	111	imm[4:1:11]	110001	BGEU	

How to decode whether BrUn is 1?

$$\text{BrUn} = \text{Inst}[13] \bullet \text{Branch}$$

# Control Logic to Decode add

$inst[30]$			$inst[14:12]$		$inst[6:2]$	
000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	rd	0010011	SRLI
010000	shamt	rs1	101	rd	0010011	SRAI
000000	rs2	rs1	000	rd	0110011	ADD
010000	rs2	rs1	000	rd	0110011	SUB
000000	rs2	rs1	001	rd	0110011	SLL
000000	rs2	rs1	010	rd	0110011	SLT
000000	rs2	rs1	011	rd	0110011	SLTU
000000	rs2	rs1	100	rd	0110011	XOR
000000	rs2	rs1	101	rd	0110011	SRL
010000	rs2	rs1	101	rd	0110011	SRA
000000	rs2	rs1	110	rd	0110011	OR
000000	rs2	rs1	111	rd	0110011	AND

$$add = \overline{i[30]} \cdot \overline{i[14]} \cdot \overline{i[13]} \cdot \overline{i[12]} \cdot R\text{-type}$$

$$R\text{-type} = \overline{i[6]} \cdot \overline{i[5]} \cdot \overline{i[4]} \cdot \overline{i[3]} \cdot \overline{i[2]} \cdot RV32I$$

$$RV32I = i[1] \cdot i[0]$$

**“And In  
Conclusion...”**



# Call home, we've made HW/SW contact!

High Level Language  
Program (e.g., C)

```
temp = v[k];  
v[k] = v[k+1];  
v[k+1] = temp;
```

Compiler

Assembly Language  
Program (e.g., RISC-V)

```
lw    x3, 0(x10)  
lw    x4, 4(x10)  
sw    x4, 0(x10)  
sw    x3, 4(x10)
```

Assembler


Machine Language  
Program (RISC-V)

```
1000 1101 1110 0010 0000 0000 0000 0000  
1000 1110 0001 0000 0000 0000 0000 0100  
1010 1110 0001 0010 0000 0000 0000 0000  
1010 1101 1110 0010 0000 0000 0000 0100
```

Hardware Architecture Description  
(e.g., block diagrams)

Architecture Implementation

Logic Circuit Description  
(Circuit Schematic Diagrams)



# “And In conclusion...”

- We have built a processor!
  - Capable of executing all RISC-V instructions in one cycle each
  - Not all units (hardware) used by all instructions
  - Critical path changes
- 5 Phases of execution
  - IF, ID, EX, MEM, WB
  - Not all instructions are active in all phases
- Controller specifies how to execute instructions
  - Implemented as ROM or logic