```
Rd_write_byte_en[3:0]
                        0000
(Overflow=0)
Rd write byte en[3:0]
                        0000
(Overflow=1)
ALUSrcA
                        \mathbf{Z}
ALUSrcB[2:0]
                        Z
Ex top
                        Z
ALU op[3:0]
                        Z
RegDst[1:0]
                        Ζ
Shift\_amountSrc
                        Ζ
ALUShift_sel
                        Z
Condition[2:0]
                        \mathbf{Z}
Shift op
                        Z
PC source[1:0]
                        Z
Addreg write en
                        0
IR write
                        0
PC write cond
                        0
PC write
                        0
IorD
                        0
MemtoReg[1:0]
Mem byte write[3:0]
                        0000
第一阶段
                        把PC送到存储器地址口,组合读出。
                        add (R) addi (I) addiu (I) sub (R) subu (R) seb (R) nor (R)
Rd_write_byte_en[3:0]
                        0000
(Overflow=0)
Rd write byte en[3:0]
                        0000
(Overflow=1)
ALUSrcA
                        0
ALUSrcB[2:0]
                        1
Ex top
ALU op[3:0]
                        0000
RegDst[1:0]
                        Z
Shift amountSrc
                        Z
ALUShift sel
                        ()
Condition[2:0]
                        Z
Shift op
                        \mathbf{Z}
PC source[1:0]
                        0
Addreg write en
                        0
IR write
                        1
PC write cond
                        0
PC write
                        1
IorD
                        0
MemtoReg[1:0]
Mem_byte_write[3:0]
                        0000
第二阶段
                        指令送指令寄存器
                        add (R)
                                  addi (I) addiu (I) sub (R)
                                                               subu (R) seb (R)
                                                                                   nor (R)
Rd_write_byte_en[3:0]
                        0000
                                  0000
                                            0000
                                                      0000
                                                                0000
                                                                         0000
                                                                                   0000
(Overflow=0)
Rd write byte en[3:0]
                        0000
                                  0000
                                                                                   0000
                                            0000
                                                      0000
                                                                0000
                                                                         0000
(Overflow=1)
ALUSrcA
                                  1
                                            1
                        \mathbf{Z}
                                                      Z
                                                                Z
                                                                         Z
                                                                                   \mathbf{Z}
```

addi (I) addiu (I) sub (R) subu (R) seb (R) nor (R)

add (R)

ALUSrcB[2:0]	Z	2	2	Z	Z	Z	Z
Ex_top	Z	1	1	Z	Z	Z	Z
ALU_op[3:0]	Z	1110	0000	Z	Z	Z	Z
RegDst[1:0]	Z	Z	Z	Z	Z	Z	Z
Shift_amountSrc	Z	Z	Z	Z	Z	Z	Z
$ALUShift_sel$	0	0	0	0	0	0	0
Condition[2:0]	Z	Z	Z	Z	Z	\mathbf{Z}	Z
Shift_op	Z	Z	Z	Z	\mathbf{z}	Z	Z
PC_source[1:0]	Z	Z	Z	Z	Z	Z	Z
Addreg_write_en	0	1	1	0	0	0	0
IR_write	0	0	0	0	0	0	0
PC_write_cond	0	0	0	0	0	0	0
PC_write	0	0	0	0	0	0	0
IorD							
MemtoReg[1:0]							
<pre>Mem_byte_write[3:0]</pre>	0000	0000	0000	0000	0000	0000	0000
第三阶段	指令译码	,寄存器国	Íγ				
77-1717	11 4 41 4 3) HJ J HH -					
	1w 1	1w	Default				
D1 1 [0.0]	1W1	1 W	Deraurt				
Rd_write_byte_en[3:0]	0000	0000	0000				
(Overflow=0)							
<pre>Rd_write_byte_en[3:0]</pre>	0000	0000	0000				
(Overflow=1)	0000	0000	0000				
ALUSrcA	1	1	Z				
ALUSrcB[2:0]	2	2	Z				
Ex_top	1	1	Z				
ALU_op[3:0]	0000	0000	Z				
RegDst[1:0]	\mathbf{Z}	Z	\mathbf{Z}				
Shift_amountSrc	\mathbf{Z}	Z	Z				
ALUShift_sel	0	0	0				
Condition[2:0]	Z	Z	Z				
Shift_op	Z	Z	Z				
PC_source[1:0]	Z	Z	Z				
Addreg_write_en	1	1	0				
IR_write	0	0	0				
PC_write_cond	0	0	0				
PC_write	0	0	0				
IorD	1	1	Z				
MemtoReg[1:0]	Z	\mathbf{Z}	Z				
Mem_byte_write[3:0]	0000	0	0				
状态3		Ü	Ü				
1)(167.0							
		_					
	1w1	1w	Default				
Rd_write_byte_en[3:0]	1111	1111	0000				
(Overflow=0)	1111	1111	0000				
<pre>Rd_write_byte_en[3:0]</pre>							
(0verflow=1)	1111	1111	0000				
ALUSrcA	7	7	7				
	Z	Z	Z				
ALUSrcB[2:0]	Z	Z	Z				
Ex_top	Z	Z	Z				
ALU_op[3:0]	Z	Z	Z				
RegDst[1:0]	01	01	Z				
Shift_amountSrc	Z	Z	Z				

ALUShift_sel	0	0	0				
Condition[2:0]	\mathbf{Z}	\mathbf{z}	\mathbf{z}				
Shift_op	Z	Z	Z				
PC_source[1:0]	Z	Z	Z				
Addreg write en	0	0	0				
IR write	0	0	0				
_							
PC_write_cond	0	0	0				
PC_write	0	0	0				
IorD	1	1	Z				
MemtoReg[1:0]	1	1	Z				
<pre>Mem_byte_write[3:0]</pre>	0000	0	0000				
状态4							
	SW	swr	Default				
Rd_write_byte_en[3:0]							
(Overflow=0)	0000	0000	0000				
Rd write byte en[3:0]							
	0000	0000	0000				
(Overflow=1)							
ALUSrcA	\mathbf{Z}	Z	Z				
ALUSrcB[2:0]	Z	Z	Z				
Ex_top	\mathbf{Z}	\mathbf{Z}	Z				
ALU_op[3:0]	Z	Z	\mathbf{Z}				
RegDst[1:0]	Z	Z	Z				
Shift_amountSrc	Z	Z	Z				
ALUShift_sel	0	0	0				
Condition[2:0]	Z	Z	Z				
Shift_op	Z	Z	Z				
PC_source[1:0]	Z	Z	Z				
Addreg_write_en	0	0	0				
		0	0				
IR_write	0						
PC_write_cond	0	0	0				
PC_write	0	0	0				
IorD	1	1	Z				
MemtoReg[1:0]	\mathbf{Z}	Z	\mathbf{Z}				
<pre>Mem_byte_write[3:0]</pre>	1111	1111	0				
状态5							
	add (R)	sub (R)	subu (R)	seb (R)	nor (R)	clo (R)	clz (R)
Rd write byte en[3:0]	0000	0000	0000	0000	0000	0000	0000
(Overflow=0)	0000	0000	0000	0000	0000	0000	0000
Rd write byte en[3:0]							
(Overflow=1)	0000	0000	0000	0000	0000	0000	0000
ALUSrcA	1	1	1	1	1	1	1
ALUSrcB[2:0]	0	0	0	0	0	0	0
Ex_top	Z	Z	Z 0001	Z 1010	Z 1001	Z 0011	Z 0010
ALU_op[3:0]	1110	1111	0001	1010	1001	0011	0010
RegDst[1:0]	Z	Z	Z	Z	Z	Z	Z
Shift_amountSrc	Z	Z	Z	Z	Z	Z	Z
$ALUShift_sel$	0	0	0	0	0	0	0
Condition[2:0]	Z	Z	Z	Z	Z	Z	Z
Shift_op	Z	Z	Z	Z	Z	Z	Z
PC_source[1:0]	Z	Z	Z	Z	Z	Z	Z
Addreg_write_en	1	1	1	1	1	1	1
IR_write	0	0	0	0	0	0	0

PC_write_cond PC_write IorD MemtoReg[1:0] Mem_byte_write[3:0] 状态6	0 0 0 z 0000						
	add (R)	sub (R)	subu (R)	seb (R)	nor (R)	clo (R)	clz (R)
Rd_write_byte_en[3:0]	1111	1111	1111	1111	1111	1111	1111
(Overflow=0) Rd_write_byte_en[3:0] (Overflow=1)	0000	0000	1111	1111	1111	1111	1111
ALUSrcA	Z	Z	Z	Z	Z	Z	Z
ALUSrcB[2:0]	Z	\mathbf{Z}	Z	\mathbf{Z}	\mathbf{Z}	Z	Z
Ex_top ALU_op[3:0]	Z Z	Z	Z	Z	Z	Z	Z
RegDst[1:0]	01	z 01	z 01	z 01	z 01	z 01	z 01
Shift amountSrc	Z	Z	Z	Z	Z	Z	Z
ALUShift_sel	Z	Z	Z	Z	Z	Z	Z
Condition[2:0]	${f z}$	$^{-}$ Z	${f z}$	$^{-}$	m Z	${f z}$	${f z}$
Shift_op	Z	Z	Z	Z	Z	Z	Z
PC_source[1:0]	Z	Z	Z	Z	Z	Z	Z
Addreg_write_en	0	0	0	0	0	0	0
IR_write	0	0	0	0	0	0	0
PC_write_cond	0	0	0	0	0	0	0
PC_write	0	0	0	0	0	0	0
IorD	Z	Z	Z	Z	Z	Z	Z
MemtoReg[1:0]	00	00	00	00	00	00	00
Mem_byte_write[3:0] 状态7	0000	0000	0000	0000	0000	0000	0000
	addi (I)	addiu (I	Cxori (I)	slti (I)	lui (I)	Default	
Rd_write_byte_en[3:0] (Overflow=0)	1111	1111	1111	1111	1111	0000	
Rd_write_byte_en[3:0] (Overflow=1)	0000	1111	1111	1111	1111	0000	
ALUSTCA	Z	Z	Z	Z	Z	Z	
ALUSrcB[2:0]	Z	Z	Z	Z	Z	Z	
Ex_top ALU op[3:0]	Z	Z	Z	Z	Z	Z	
RegDst[1:0]	z 0	z 0	z 0	z 0	z 0	f z	
Shift_amountSrc	Z	Z	Z	Z	Z	${f z}$	
ALUShift_sel	0	0	0	0	0	0	
Condition[2:0]	Z	Z	Z	Z	Z	Z	
Shift op	Z	Z	Z	Z	Z	Z	
PC_source[1:0]	Z	Z	Z	Z	Z	Z	
Addreg_write_en	0	0	0	0	0	0	
IR_write	0	0	0	0	0	0	
PC_write_cond	0	0	0	0	0	0	
PC_write	0	0	0	0	0	0	
IorD	Z	Z	Z	Z	Z	Z	
MemtoReg[1:0]	0	0	0	0	0	0	
Mem_byte_write[3:0] 状态8	0000	0000	0000	0000	0000	0000	

Rd_write_byte_en[3:0] (Overflow=0) Rd_write_byte_en[3:0] (Overflow=1) ALUSrcA ALUSrcB[2:0] Ex_top ALU_op[3:0] RegDst[1:0] Shift_amountSrc ALUShift_sel Condition[2:0] Shift_op PC_source[1:0] Addreg_write_en IR_write PC_write_cond PC_write IorD MemtoReg[1:0] Mem_byte_write[3:0] 状态9	bgez 0000 0000 1 0 z 0001 z z 2 011 z 1? 0 0 1 0 z z 0000	
Rd_write_byte_en[3:0] (Overflow=0) Rd_write_byte_en[3:0] (Overflow=1) ALUSrcA ALUSrcB[2:0] Ex_top ALU_op[3:0] RegDst[1:0] Shift_amountSrc ALUShift_sel Condition[2:0] Shift_op PC_source[1:0] Addreg_write_en IR_write PC_write_cond PC_write IorD MemtoReg[1:0] Mem_byte_write[3:0] 状态10	bgezal 1111 1111 0 1 z 00000 2 z 0 z z 0 1 0 0 z 0 0 0 bgezal	z 0
<pre>Rd_write_byte_en[3:0] (Overflow=0) Rd_write_byte_en[3:0] (Overflow=1)</pre>	0000 0000	

ALUSrcA ALUSrcB[2:0] Ex_top ALU_op[3:0] RegDst[1:0] Shift_amountSrc ALUShift_sel Condition[2:0] Shift_op PC_source[1:0] Addreg_write_en IR_write PC_write_cond PC_write IorD MemtoReg[1:0] Mem_byte_write[3:0] 状态11	1 0 z 00001 z z z 011 z 1 0 0 0 1 0 z z z
Rd_write_byte_en[3:0] (Overflow=0) Rd_write_byte_en[3:0] (Overflow=1) ALUSrcA ALUSrcB[2:0] Ex_top ALU_op[3:0] RegDst[1:0] Shift_amountSrc ALUShift_sel Condition[2:0] Shift_op PC_source[1:0] Addreg_write_en IR_write PC_write_cond PC_write IorD	j 0000 0000 z z z z z z z z z 0 z z z 0 0 0 0 0 1
MemtoReg[1:0] Mem_byte_write[3:0] 状态12 Rd_write_byte_en[3:0] (Overflow=0) Rd_write_byte_en[3:0] (Overflow=1) ALUSrcA ALUSrcB[2:0] Ex_top ALU_op[3:0] RegDst[1:0] Shift_amountSrc	z 0 00000 jal 11111 2 z z z z z

ALUShift_sel Condition[2:0] Shift_op PC_source[1:0] Addreg_write_en IR_write PC_write_cond PC_write IorD MemtoReg[1:0] Mem_byte_write[3:0] 状态13	0 z z 2 0 0 0 1 z 0 0000
	jalr
Rd_write_byte_en[3:0] (Overflow=0)	0000
<pre>Rd_write_byte_en[3:0] (Overflow=1)</pre>	1111
ALUSrcA	Z
ALUSrcB[2:0]	Z
Ex_top ALU_op[3:0]	Z Z
RegDst[1:0]	2
Shift_amountSrc	Z
ALUShift_sel	0
Condition[2:0] Shift_op	Z Z
PC_source[1:0]	3
Addreg_write_en	0
IR_write	0
PC_write_cond	0 1
PC_write IorD	Z
MemtoReg[1:0]	0
Mem_byte_write[3:0] 状态14	0000
Rd_write_byte_en[3:0]	jr
(Overflow=0)	0000
Rd_write_byte_en[3:0] (Overflow=1)	0000
ALUSrcA	Z
ALUSrcB[2:0]	Z
Ex_top ALU_op[3:0]	Z
RegDst[1:0]	Z Z
Shift_amountSrc	Z
ALUShift_sel	0
Condition[2:0]	Z
Shift_op PC_source[1:0]	z 3
Addreg_write_en	0
IR_write	0

PC_write_cond PC_write 0 1 IorD Z MemtoReg[1:0] Mem_byte_write[3:0] 状态15 0 0000

xori (I) clo (R) clz (R) sra (v?) (R rotr (R) sltu (R) slti (I) j bgezal

xori (I) clo (R) clz (R) sra (v?) (R rotr (R) sltu (R) slti (I) j bgezal

xori (I)	clo (R)	clz (R)	sra (v?)	(R rotr (R)	sltu (R)	slti (I)	j	bgezal
0000	0000	0000	0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000	0000	0000	0000
1	Z	Z	Z	z	Z	1	Z	1

2	${f z}$	${f z}$	Z	Z	Z	2	\mathbf{Z}	2
0	Z	Z	Z	Z	Z	1	Z	1
1001	Z	Z	Z	Z	Z	0101	Z	0000
Z	Z	Z	Z	Z	Z	Z	Z	Z
Z	Z	Z	Z	Z	Z	Z	Z	Z
0	0	0	0	0	0	0	0	0
Z	Z	Z	Z	Z	Z	Z	Z	Z
Z	Z	Z	Z	Z	Z	Z	Z	Z
Z	Z	Z	Z	Z	Z	Z	Z	Z
1	0	0	0	0	0	1	0	1
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0
0000	0000	0000	0000	0000	0000	0000	0000	0000

sra (v?)rotr (R) sltu (R) Default 0000 0000 0000 0000 0000 0000 0000 0000 1 1 1 Z 0 0 0 Z Z Z \mathbf{Z} Z Z 0111 Z Z Z Z Z Z 0 1 Z Z 0 1 1 0 Z Z Z Z 10 11 Z Z Z Z \mathbf{Z} Z 0 1 1 1 0 0 0

0	0	0	0
0	0	0	0
0	0	0	Z
Z	Z	Z	Z
0000	0000	0000	0

sra (v?)rotr (R) sltu (R) Default

1111	1111	1111	0000
1111	1111	1111	0000
Z	Z	Z	Z
Z	Z	Z	Z
Z	Z	Z	Z
Z	Z	Z	Z
01	01	01	Z
Z	Z	Z	Z
Z	Z	Z	Z
Z	Z	Z	Z
Z	Z	Z	Z
Z	Z	Z	Z
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0
Z	Z	Z	Z
00	00	00	Z
0000	0000	0000	0000

lui (I) lwl lw sw swr

lui (I) lwl lw sw swr

lui (I)	1w1	1w	SW	swr	bgez
0000	0000	0000	0000	0000	0000
0000	0000	0000	0000	0000	0000
1	7.	7.	1	1	0

4	Z	Z	2	2	4
Z	Z	Z	1	1	1
0000	Z	Z	0000	0000	0000
Z	Z	Z	Z	Z	\mathbf{z}
Z	Z	Z	Z	Z	\mathbf{Z}
0	0	0	0	0	0
Z	Z	Z	Z	Z	Z
Z	Z	Z	Z	Z	Z
Z	Z	Z	Z	Z	\mathbf{Z}
1	0	0	1	1	1
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0000	0000	0000	0000	0000	