Ptolemy 库	名称	作用	BMC 编码
Source s Library	Long.	生定减列. 生成過數	设左側 init 和 step 输入端口所连接 relation 分別为 rIIn 和 rSIn,右側輸出 端口所连接 relation 为 rOut,状态为 ST_Ramp, 内部参数分别为 init,step, limit 则 情形一: 当 limit<0 时 ①没有輸入连接时 (ST_Ramp[i-1]=0 ∧ rOut[i]= init ∧ ST_Ramp[i]=1)

		actor 的 property 中读取得到.
Const	生成一个由 参数所设定 的值或者表 达式(这里 是1).	设右侧输出端口所连接 relation 为 rOut,内部参数分别为 parameter,limit 则 情形一: limit<=0 时 $rOut[i] = parameter$ 情形二: limit>0 时 $c[i] = c[i-1] + 1 \land \begin{pmatrix} (c[i] <= limit \land rOut[i] = parameter) \\ \lor (c[i] > limit \land rOut[i] = nil) \end{pmatrix}$ $c[0] = 0$
		注:参数的值默认情况下是 1,如果更改,可从模型的 MoML xml 文件中 Const actor 的 property 中读取得到.
Sequence	生指的里构列 生成 化二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十	情形一:设左侧端口所连接 relation 为 rIn,右侧输出端口所连接 relation 为 rOut,数组 s 存储 Sequence 中的数据则 ①repeat 为 true(repeat 优先级最高)时 $((rln[i]=false \lor rln[i]=nil) \land rOut[i]=nil)$ \lor $(rln[i]=false \lor rln[i]=nil) \land rOut[i]=nil)$ \lor $(rln[i]=true \land ((index[i]>=0 \land index[i] < SeqNum) \land ((rOut[i]=s_{index} \land index[i+1]=index[i]+1))$ ② ② ② PholdLastPut 为 false,repeat 为 false 时 $((rln[i]=false \lor rln[i]=nil) \land rOut[i]=nil)$ \lor $(rln[i]=true \land ((index[i])=0 \land index[i] < SeqNum) \land ((rOut[i]=s_{index} \land index[i+1]=index[i]+1))$ ③ ③ PholdLastPut 为 true,repeat 为 false 即 $((rln[i]=false \lor rln[i]=nil) \land rOut[i]=nil)$ \lor $(rln[i]=true \land ((index[i])=0 \land index[i] < SeqNum) \land ((rOut[i]=s_{index} \land index[i+1]=index[i]+1))$ ② ③ PholdLastPut 为 true,repeat 为 false 即 $((rln[i]=false \lor rln[i]=nil) \land rout[i]=nil)$ \lor $((index[i])=0 \land index[i] < SeqNum) \land ((rOut[i]=s_{index} \land index[i+1]=index[i]+1))$ ② \lor $((index[i])=SeqNum) \land (rOut[i]=s_{index} \land index[i+1]=index[i]+1)$ \lor $((index[i])=SeqNum) \land (rOut[i]=s_{index} \land index[i+1]=index[i]+1)$ \lor $((index[i])=0 \land index[i] < SeqNum) \land rOut[i]=s_{index} \land index[i+1]=index[i]+1)$ \lor $((index[i])=SeqNum) \land (rOut[i]=s_{index} \land index[i+1]=index[i]+1)$ \lor $((in$
 StringConst	生成一个常字符串序列.	该 actor 属于 Const 的子类 actor,因此编码方式和 Const 相同

		I	桂形。 伊尔 港口水去 12
Math	AddSubtract	加端入减端入上+处据-输的,输出数据-处据-处据-处据-处据-处据-处据-处据-处据-	情形一: 假设+端口没有 relation 连接,而一端口所连接的 relation 为 rMIn,而右侧 out 端口的 relation 为 rOut,创建数组 sM 和 nilNumberM 来辅助编码则: ***********************************
	Scale -1	给输入乘以 一个由参数 所设定的常 数 c(这里乘 以-1)	设左、右两侧端口所对应的 relation 分别是 rIn 和 rOut, Scale 中的常数为 c,则
	TrigFunction	执行三角函 数和反三角 函数,包括 sin, cos, tan, arcsin, arccos, arctan.	设左、右侧端口所对应的 relation 分别是 rIn 和 rOut, 则 $rOut[i] = \sin(rIn[i]); rOut[i] = \cos(rIn[i]); rOut[i] = \tan(rIn[i]); rOut[i] = \arccos(rIn[i]); rOut[i] = \arccos(rIn[i]); rOut[i] = \arctan(rIn[i]).$
	UnaryMatHhundon	执行多种只 有一个参数 的数等函数,包括 exp, log, sign, square, sqrt	设左、右两侧端口所对应的 relation 分别是 rIn 和 rOut, 则 $rOut[i] = \exp(rIn[i]); rOut[i] = \log(rIn[i]); rOut[i] = sign(rIn[i]); rOut[i] = square(rIn[i]); rOut[i] = sqrt(rIn[i]).$
	Absolute Value	计算输入值 的绝对值.	设左、右两侧端口所对应的 relation 分别是 rIn 和 rOut, 则
	MultiplyDivide	乘以×输入 端口处的输	情形一:假设*端口没有 relation 连接,而÷端口所连接的 relation 为 rDIn,而右侧 out 端口的 relation 为 rOut,创建数组 sD 和 nilNumberD 来辅助编

) #L III)'	757 114
	入数据,并	码,则:
	除以÷输入	$\bigwedge_{j=1}^{inDivide Pert \ width} \left(\left(rDln_{j}[i]! = nil \land sD_{j}[i] = rDln_{j} \land nilNumberD_{j}[i] = 0 \right) \lor \left(rDln_{j}[i] = nil \land sD_{j}[i] = 0 \land nilNumberD_{j}[i] = 1 \right) \right)$
	端口处的输入数据.	$\left(\left(rOut[i] = \prod_{i=1}^{inDividePort.width} \left(1/sD_{j}[i] \right) \wedge \sum_{i=1}^{inDividePort.width} \prod_{i=1}^{inDividePort.width} \right) \right)$
	/ (20,1/1)	$ \begin{pmatrix} (\textit{rOut}[i] = \prod_{j=1}^{\textit{inDividePort}, \textit{width}} (1/\textit{sD}_j[i]) \land \sum_{j=1}^{\textit{inDividePort}, \textit{width}} \textit{nilNumberD}_j[i]! = \textit{inDividePort}.\textit{width}) \\ \lor \begin{pmatrix} \textit{rOut}[i] = \textit{nil} \land \sum_{j=1}^{\textit{inDividePort}, \textit{width}} & \textit{nilNumberD}_j[i] = \textit{inDividePort}.\textit{width} \end{pmatrix} $
		$ \bigvee \left(\begin{array}{c c} V & rOut[1] = nu \land & \sum_{j=1} & nunumber D_j[1] = inDivider ort.widtn \\ \end{array} \right) $
		情形二:假设÷端口没有 relation 连接,而*端口所连接的 relation 为 rMIn,
		而右侧 out 端口的 relation 为 rOut,创建数组 sM 和 nilNumberM 来辅助编
		码,则:
		$ \underset{j=1}{\overset{isMulPon, width}{\wedge}} \left(\left(rMIn_{j}[i]! = nil \land sM_{j}[i] = rMIn_{j} \land nilNumberM_{j}[i] = 0 \right) \lor \left(rMIn_{j}[i] = nil \land sM_{j}[i] = 0 \land nilNumberM_{j}[i] = 1 \right) \right) $
		$ \begin{bmatrix} rOut(i) - \prod_{j=1}^{SNY} j(i) \land \sum_{j=1}^{NY} minvamoenn_{j}(i) := innvamoenn_{j}(i) := in$
		$\begin{pmatrix} \left(rOut[i] = \prod_{j=1}^{\inf ModiPorr, width} sM_{j}[i] \land \sum_{j=1}^{\inf ModiPorr, width} nilNumberM_{j}[i]! = inMultPort, width \right) \\ \lor \left(rOut[i] = nil \land \sum_{j=1}^{\inf ModiPorr, width} nilNumberM_{j}[i] = inMultPort, width \right) \end{pmatrix}$
		情形三: 假设*端口所连接的 relation 为 rMIn, 而÷端口所连接的 relation 为
		rDIn, 而右侧 out 端口的 relation 为 rOut, 创建数组 sM, sD 和 nilNumberM,
		nilNumberD 来辅助编码,则:
		$\bigwedge_{j=1}^{indNallPort.vviils} \left(\left(rMIn_{j}[i]! = nil \land sM_{j}[i] = rMIn_{j} \land nilNumberM_{j}[i] = 0 \right) \lor \left(rMIn_{j}[i] = nil \land sM_{j}[i] = 0 \land nilNumberM_{j}[i] = 1 \right) \right)$
		$\wedge \bigwedge_{j=1}^{in Divide Port, width} \left(\left(rDIn_{j}[i]! = nil \wedge sD_{j}[i] = rDIn_{j} \wedge nilNumberD_{j}[i] = 0 \right) \vee \left(rDIn_{j}[i] = nil \wedge sD_{j}[i] = 0 \wedge nilNumberD_{j}[i] = 1 \right) \right)$
		$ \left\{ \left(\begin{array}{cc} [inMathPort,width \\ [inMathPort,width \\][ii]! = inMultPort,width \\ \end{array} \right) \right. $
		$ \left(rOut[i] = \prod_{j=1}^{inMultPort, width} sM_{j}[i]^* \prod_{j=1}^{inDividePort, width} (1/sD_{j}[i]) \wedge \left(\sum_{j=1}^{inMultPort, width} nilNumberM_{j}[i]! = inMultPort.width \\ \vee \sum_{j=1}^{inIlNumberD_{j}[i]! = inDividePort.width} \right) \right) $
		$\left[\sqrt{\left[rOut[i] = nil \wedge \sum_{j=1}^{inDividePort.width} nilNumberD_{j}[i] = inDividePort.width \wedge \sum_{j=1}^{inMidDort.width} nilNumberM_{j}[i] = inMultPort.width} \right] \right]$
		注: inPort.width 可通过看 MultiplyDivide actor 的 input 连接几条 relation
		获知.
		情形一: 假设 reset 端口处没有连接, 而左侧端口处所连接的 relation 为 rIn,
		右侧输出端口处所连接的 relation 为 rOut, 创建数组 s, n, 变量 sum 来辅
		助编码,则
		$\bigwedge_{j=1}^{inFort.width} \left(\left(rIn_j[i]! = nil \land s_j[i] = rIn_j[i] \land n_j[i] = 1 \right) \lor \left(rIn_j[i] = nil \land s_j[i] = 0 \land n_j[i] = 0 \right) \right)$
		$\left(\left(\sum_{j=1}^{(inPost_width} n_j[i]! = 0 \land rOut = sum[i] \land sum[i] = sum[i-1] + \sum_{j=1}^{inPost_width} s_j[i]\right)\right)$
		^
		$\bigvee \sum_{j=1} n_j[i] = 0 \land rOut = sum[i] \land sum[i] = sum[i-1]$
	输出从上次	注: sum[0] = init原模型有初始值
	reset 端口处	情形二:假设 reset 端口处有连接 rRIn,而左侧端口处所连接的 relation 为
Accumulator	接收到 true 值时到当前	rIn, 右侧输出端口处所连接的 relation 为 rOut, 创建数组 s, n, 变量 sum
	tick, 左侧端	来辅助编码,则
-	口所接收到	$\left(rRIn[i] = true \wedge \bigwedge_{j=1}^{iuPout.width} \left(\left(rIn_j[i]! = nil \wedge s_j[i] = rIn_j[i] \wedge n_j[i] = 1\right) \vee \left(rIn_j[i] = nil \wedge s_j[i] = 0 \wedge n_j[i] = 0\right)\right)\right)$
	的所有输入 的和.	$\left(\left(\sum_{j=1}^{lnPort-width} n_j[i]! = 0 \land rOut = sum[i] \land sum[i] = init + \sum_{j=1}^{lnPort-width} s_j[i]\right)\right)$
	ըյդս.	$\left[\bigwedge \left(\bigvee_{j=1}^{f-1} \int_{inPort \times idth}^{f-1} n_j[i] = 0 \land rOut = sum[i] \land sum[i] = init \right) \right]$
		$\left((RIn[i] = false \lor rRIn[i] = nil) \land \bigwedge_{j=1}^{laPort solith} \left((rIn_j[i]! = nil \land s_j[i] = rIn_j[i] \land n_j[i] = 1) \lor \left(rIn_j[i] = nil \land s_j[i] = 0 \land n_j[i] = 0 \right) \right) $
		$(van_{t}t_{j} - yaase \lor van_{t}t_{j} = nu) \land \land \land (van_{j}t_{j} = nu \land s_{j}t_{j} = rin_{j}t_{j} = nu) \lor (rin_{j}t_{j} = nu \land s_{j}t_{j} = 0 \land n_{j}t_{j} = 0))$ $(uver vide $
		$ \left(\left(\sum_{j=1}^{[nPout-widsh} n_j[i]! = 0 \land rOut = sum[i] \land sum[i] = sum[i-1] + \sum_{j=1}^{[nPout-widsh} s_j[i] \right) \right) $ $ \left(\sqrt{\sum_{j=1}^{[nPout-widsh} n_j[i] = 0 \land rOut = sum[i] \land sum[i] = sum[i-1]} \right) $
		$\left[\sqrt{\sum_{j=1}^{uvon, sum} n_j[i] = 0 \land rOut = sum[i] \land sum[i] = sum[i-1]} \right]$
		注: sum[0] = init
		注:inPort.width 可通过看 Accumulator actor 的 input 连接几条 relation 获
		知.

情形 一般で reset 第日東没有主義 而左側端口处所连接的 relation 为 rOut, 创建变量 sum, count 来種則编码,则 (元倫入力加速型: (元(月)= alm 〈(roufi]= non[1] count[1]>=0) (元(月)= alm 〈(roufi]= non[1] count[1]>=0) (元(月)= alm 〈(roufi]= non[1] count[1]>=0) (元(月)= alm 〈(roufi]= non[1] count[1] count[1] count[1]) (金統 未用通型: (元(月)= alm 〈roufi]= sum[1] count[1] sum[1]= sum[1]+ rhi[1] count[1]+1) (介(月)= nim 〈roufi]= nim sum[1]= sum[1] count[1]+1]= count[1]+1) (元(元(月)= nim 〈roufi]= nim sum[1]= nim (-1] count[1]= nim 〈roufi]= nim 〈roufi]		1	Library Bernell Michael and Color Co
特輸入值限 制在由 top 和 bottom 所 指定的范围 内. 如果输入值 内	Average $\frac{1}{m}\sum_{i=1}^{n}x_{i}$	reset 端口处接收到 true值时到当前tick,左端端口所接收到的所有输入	①輸入为Int型时: (rIn[i]!=nil \((rOut[i] = sum[i] / count[i] \) \(sum[i] >= 0 \) \(\(\scalebox(rOut[i] = -to_{int}((-sum[i]) / count[i]) \) \(sum[i] = sum[i - 1] + rIn[i] \) \(count[i] + 1] = count[i] + 1 \) \(\(\scalebox(rIi] = nil \) \(\scalebox(rIi] = nil \) \(sum[i] = sum[i] - sum[i] = sum[i - 1] + rIn[i] \) \(\(\count[i] = nil \) \(\count[i] = nil \) \(sum[i] = sum[i] - sum[i] = sum[i - 1] + rIn[i] \) \(\count[i] = nil \) \(\count[i] = nil \) \(sum[i] = sum[i] = sum[i - 1] \) \(\count[i] = nil \) \(\co
的表达式所 计算得到的 值(这里给 出的表达式 是 $x-2*y$).		制和 top 和 top 和 top 和 top 的 top 的 top 如 top 的 top 的 top 的 top 的 top 的 top 的 top 出输 top 出输 top 出输 top 出输 top 的 top not not top not not top not not top not	bottom, $\[\bigcup \\ $
	x2*y	的表达式所 计算得到的 值(这里给 出的表达式 是 x-2*y).	
	Maximum		

token 中的 最大值. 情形一: 设左侧连接的 relation 为 rIn, 而右侧连接的 relation 只有 rMax, 且在 channelNumber 端口处没有 relation 连接,创建数组 s 辅助编码,则

$$\left(\bigwedge_{i=1}^{inPort.width} rIn_{j}[i] = nil \wedge rMax[i] = nil \right)$$

$$\begin{pmatrix} \begin{pmatrix} \inf_{j=1}^{nPort,width} rIn_{j}[i]! = nil \end{pmatrix} \\ \vee \begin{pmatrix} \inf_{j=1}^{nPort,width} \left(rIn_{j}[i]! = nil \wedge \begin{pmatrix} not(s_{j-1}[i] = s_{0}[i]) \wedge \begin{pmatrix} (s_{j-1}[i] > = rIn_{j}[i] \wedge s_{j}[i] = s_{j-1}[i]) \\ \vee (s_{j-1}[i] < rIn_{j}[i] \wedge s_{j}[i] = rIn_{j}[i]) \end{pmatrix} \end{pmatrix} \end{pmatrix} \\ \wedge rMax_{i} = s_{inPort,width} [i]$$

情形二: 设左侧连接的 relation 为 rIn, 而右侧连接的 relation 只有 rMaxCN, 且在 maximumValue 端口处没有 relation 连接, 创建数组 s, c 辅助编码,则

$$\begin{pmatrix} \inf_{j=1}^{log Port, width} rIn_{j}[i] = nil \land rMaxCN[i] = nil \end{pmatrix}$$

$$\begin{pmatrix} \begin{pmatrix} \inf_{j=1}^{log Port, width} rIn_{j}[i]! = nil \end{pmatrix} \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} rIn_{j}[i]! = nil \land \begin{pmatrix} \left(not(s_{j-1}[i] = s_{0}[i]) \land \left((s_{j-1}[i] > rIn_{j}[i] \land s_{j}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left(rIn_{j}[i]! = nil \land \left((s_{j-1}[i] = s_{0}[i]) \land \left((s_{j-1}[i] > rIn_{j}[i] \land s_{j}[i] = rIn_{j}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{0}[i]) \land s_{j}[i] = rIn_{j}[i] \land s_{j}[i] = rIn_{j}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = rIn_{j}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix} \left((s_{j-1}[i] \land c_{j}[i] \land c_{j}[i] = c_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \\ \bigvee_{j=1}^{log Port, width} \begin{pmatrix}$$

情形三:设左侧连接的 relation 为 rIn, 而右侧连接的 relation 为 rMax, rMaxCN, 创建数组 s, c 辅助编码,则

$$\left(\bigwedge_{j=1}^{(inFort, width)} rIn_{j}[i] = nil \land rMaxCN[i] = nil \land rMax[i] = nil \right)$$

$$\left(\bigvee_{j=1}^{(inFort, width)} rIn_{j}[i]! = nil \right)$$

$$\left(\bigcap_{inFort, width} rIn_{j}[i]! = nil \right)$$

$$\left(\bigcap_{inFort, width} rIn_{j}[i]! = nil \land \left(\bigcap_{j=1}^{(i)} rIn_{j}[i] + S_{j}[i] + S_{$$

注: inPort.width 可通过看 Maximum actor 的 input 连接几条 relation 获知.

Minimum

输出当前 tick 的输入 token 中的 最小值.

情形一: 设左侧连接的 relation 为 rIn 而右侧连接的 relation 只有 rMin, 且在 channelNumber 端口处没有 relation 连接, 创建数组 s 辅助编码, 则

			$\begin{pmatrix} i^{nPor,width} \\ \bigwedge_{i=1}^{n} rIn_{j}[i] = nil \land rMin[i] = nil \end{pmatrix}$
			$\left(\left(\bigvee_{j=1}^{inPort,width} rIn_{j}[i]! = nil \right) \right)$
			$ \bigvee \bigwedge_{j=1}^{inPort.width} \left(rIn_{j}[i]! = nil \land \left(not(s_{j-1}[i] = s_{0}[i]) \land \left((s_{j-1}[i] < rIn_{j}[i] \land s_{j}[i] = s_{j-1}[i]) \\ \lor (s_{j-1}[i] > rIn_{j}[i] \land s_{j}[i] = rIn_{j}[i]) \right) \right) \right) $ $ \bigvee (rIn_{j}[i] = nil \land s_{j}[i] = s_{0}[i] \land s_{j}[i] = rIn_{j}[i]) $ $ \land rMin[i] = s_{inPort.width}[i] $
			情形二: 设左侧连接的 relation 为 rIn, 而右侧连接的 relation 只有 rMinCN, 且在 minimumValue 端口处没有 relation 连接, 创建数组 s, c 辅助编码,则
			$\left(\bigwedge_{j=1}^{(nPort,width)} rIn_{j}[i] = nil \wedge rMinCN[i] = nil \right)$
			$\left(\left(\bigvee_{j=1}^{(inPort, width} rIn_{j}[i]! = nil \right) \right)$
			$ \left(rln_{j}[i]! = nil \land \left(not(s_{j-1}[i] = s_{0}[i]) \land \left(\left(s_{j-1}[i] <= rln_{j}[i] \land s_{j}[i] = s_{j-1}[i] \land c_{j}[i] = c_{j-1}[i] \right) \right) \right) \right) $ $ \left(\land \left(s_{j-1}[i] = s_{0}[i] \land s_{j}[i] = rln_{j}[i] \land s_{j}[i] = rln_{j}[i] \land c_{j}[i] = j \right) \right) $ $ \left(\land \left(s_{j-1}[i] = s_{0}[i] \land s_{j}[i] = rln_{j}[i] \land s_{j}[i] = rln_{j}[i] \land c_{j}[i] = rln_{j}[i] \land c_{j}[i] = rln_{j}[i] \right) \right) $ $ \left(\land rMinCN[i] = c_{inPort.width}[i] \right) $
			情形三: 设左侧连接的 relation 为 rIn, 而右侧连接的 relation 为 rMin, rMinCN, 创建数组 s, c 辅助编码,则
			$ \begin{pmatrix} \ln Port, \text{width} \\ $
			$\begin{pmatrix} \begin{pmatrix} \bigcup_{j=1}^{lip_{orr,width}} rIn_{j}[i]! = nil \end{pmatrix} \\ \vee \begin{pmatrix} \bigcap_{j=1}^{lip_{orr,width}} \left(\prod_{j=1}^{lip_{orr,width}} \prod_{j=1}^{lip_{orr,width}} \left(\prod_{j=1}^{lip_{orr,width}} \prod_{j=1}^{lip_{orr,width}} \left(\prod_{j=1}^{lip_{orr,width}} \prod_{j=1}$
		输出从模型	设左、右两侧所连接的 relation 分别为 rIn 和 rOut, 创建变量 index, max
	RunningMaximum	开始运行到 当前 tick 在 输入端口处 可看到的最 大值.	辅助编码,则:
		输出从模型 开始运行到	设左、右两侧所连接的 relation 分别为 rIn 和 rOut, 创建变量 index, max 辅助编码,则:
	RunningMinimum	当前 tick 在 输入端口处 可看到的最 小值.	$ \begin{aligned} & \text{Index}_{i+1} = index_i + 1 \wedge \left(\begin{cases} rln[i]! = nil \wedge \left(index[i] = 1 \wedge rOut[i] = \min[i+1] \wedge \min[i+1] = rln_i \right) \\ & \vee \left(\left(index[i] > 1 \right) \wedge \left(\left(rln[i] \times \min[i] \wedge rOut[i] = \min[i+1] \wedge \min[i+1] = rln[i] \right) \\ & \vee \left(rln[i] = nil \wedge rOut[i] \end{aligned} \right) \end{aligned} \right) $
Flow Contro	Switch	消费来自于 左侧输入端 口的 token	设左侧端口所连接 relation 为 rIn, 底端端口所连接 relation 为 rCtrl, 右侧端
1	Ā	及底端控制端口的整数	口所连接 relation 为 rOut,创建变量 s 辅助编码,则:

Booleanswitch	值将 token, 的为 token, 能控所出其此不 角变输两制布此消左口及端值将en定制指管	$ \frac{inPort.width}{j=1} \left((rCtrl[i] = j \lor (rCtrl[i] = nil \land s[i] = s[i-1]) \right) \\ \wedge s[i] = j \land rOut_j[i] = rln[i] \land \bigwedge_{h=1}^{rOut_h}[i] = nil \land \bigwedge_{h=j+1}^{rOut_h}[i] = nil \right) \\ \left(((rCtrl[i] = value \land s[i] = rCtrl[i]) \lor (rCtrl[i] = nil \land s[i] = s[i-1]) \right) \\ \wedge (s[i] < 0 \lor s[i] >= width) \land \bigwedge_{h=1}^{inPort.width} rOut_j[i] = nil \right) \\ s[0] = 0 $ 注: inPort.width 可通过看 Switch actor 的 input 连接几条 relation 获知.
Select Select	定道个在中token,出入管激生。底口,所道,并给它处,出入消费整 token的 token,送其口的token,送其口所道。并给它处处,端费 token.	注: inPort.width 可通过看 BooleanSwitch actor 的 input 连接几条 relation 获知. 设左侧端口所连接 relation 依次为 rIn1, rIn2, rIn3, 底端端口所连接 relation 为 rCtrl, 右侧端口所连接 relation 为 rOut, 创建变量 s 辅助编码,则: $\lim_{\substack{inPort.width \\ j=1}} \left((rCtrl[i] = j \lor (rCtrl[i] = nil \land s[i] = s[i-1])) \land s[i] = j \\ \land \left(([i] - nil) \land rOut[i] = rIn_j[i]) \lor (rIn_j[i] = nil \land rOut[i] = nil) \right) \right)$ $\int_{\substack{inPort.width \\ \land ([i] = value \land s[i] = rCtrl[i]) \lor (rCtrl[i] = nil \land s[i] = s[i-1])) \\ \land (s[i] < 1 \lor s[i] >= inPort.width) \land rOut[i] = nil}}$ $s[0] = 0$ 注: inPort.width 可通过看 Select actor 的 input 连接几条 relation 获知.
Multiple.com	将 select 端 口入的制口 token, 出而管道 token, 出而管面 token, 出而管中 全 输出底端 token 部舍 统统 并且 经	设左侧端口所连接 relation 为 rIn,底端端口所连接 relation 为 rSec,右侧端口所连接 relation 为 rOut,创建变量 s 辅助编码,则:
T T T T T T T T T T T T T T T T T T T	制端口指定	所连接 relation 为 rSec,右侧端口所连接 relation 为 rOut,则:

		的输入管道中的 token,而另一个输入管道中的 token 全部舍弃.	\(\begin{align*} \left(rSec[i] = true \circ (rSec[i] = nil \sigma s[i] = s[i-1])\right) \sigma s[i] = "true" \\ \sigma ((rtIn[i]! = nil \sigma rOut[i] = rtIn[i]) \circ (rtIn[i] = nil \sigma rOut[i] = nil)\right) \\ \left(rSec[i] = false \circ (rSec[i] = nil \sigma s[i] = s[i-1])\right) \sigma s[i] = "false" \\ \sigma ((rfIn[i]! = nil \sigma rOut[i] = rfIn[i]) \circ (rfIn[i] = nil \sigma rOut[i] = nil)\right) \\ \circ (rSec[i] = nil \sigma s[i] = s[i-1] \sigma s[i] = "nil" \sigma rOut[i] = nil) \\ \times \ti
	RecordAssembler	于每个输入 端口,该 record 会包 含有一个与 该输入域。	侧端口所连接 relation 为 rOut,则
	Recordibiassendiler	从输入的record 中提取域,且输出端口的名字必须与域名相匹配.	令左侧输入端口所连接 relation 为 rIn, 令右侧输出端口名称依次为 fieldName ₁ , fieldName ₂ , fieldName ₃ , fieldName _n ,且令这些端口所连接 relation 依次为: rOut_fieldName ₁ , rOut_fieldName ₂ , rOut_fieldName ₃ , rOut_fieldName _n ,则:
	RecordLipdater	增加或修改 所 输 入 record 中的 field,并输 出更新后的 record.	令左侧内置输入端口所连接 relation 为 rIn,其它输入端口名称依次为 fieldName ₁ , fieldName ₂ , fieldName ₃ , fieldName _n ,令这些端口所连接 relation 依次为: rIn_fieldName ₁ , rIn_fieldName ₂ , rIn_fieldName ₃ , rIn_fieldName _n ,另令右侧输出端口所连接 relation 为 rOut,则: $ \begin{bmatrix} $
Conver- sions	Round	将 一 个 double 类型 的数值转换 为 int 型.	设左、右两侧端口所连接的 relation 分别为 rIn, rOut, Round 中参数 functionName,则 $ \begin{pmatrix} rln[i]!=nil \land rln[i]!=to_int(rln[i]) \land \\ (functionName="ceil" \land rOut_i=to_int(rln[i])+1) \\ \lor (functionName="floor" \land rOut_i=to_int(rln[i])) \\ \lor (functionName="round" \land \begin{pmatrix} (rln[i]-to_int(rln[i])>0.5 \land rOut[i]=to_int(rln[i])+1) \\ \lor (functionName="round" \land \begin{pmatrix} (rln[i]-to_int(rln[i])>0.5 \land rOut[i]=to_int(rln[i])+1) \\ \lor (functionName="truncate" \land ((rln[i]>0 \land rOut[i]=to_int(rln[i])) \lor (rln[i]<0 \land rOut[i]=to_int(rln[i])+1))) \\ \lor (rln[i]=nil \land rOut[i]=nil) \\ \lor (rln[i]!=nil \land rln[i]=to_int(rln[i]) \land rOut[i]=rln[i]) \end{pmatrix} $
OLVIIS	Doubear Tu-Arrybing	将布尔值转 化为两个任 意的值.	设左、右两侧端口所连接的 relation 分别为 rIn, rOut,则 $ \begin{pmatrix} rIn[i]! = nil \land \begin{pmatrix} (rIn[i] = true \land rOut[i] = true \lor alue) \\ \lor (rIn[i] = false \land rOut[i] = false \lor alue) \end{pmatrix} \\ \lor (rIn[i] = nil \land rOut[i] = nil) $ 注:默认情况下,true Value 为 1,false Value 为 0,如果更改的话,可从模型的 xml 文件中 Boolean To Anything actor 的 property 获得.
Random Number Generator s	Bernoulli t opin	随机地输出 布尔值 T 和 F.	设右侧端口所连接 relation 为 rOut,则 $rOut[i] = true \lor rOut[i] = false$
Array	ArrayContains	判定数组中 是否包含一	情形一: 设左侧 element 端口未连接 relation, array 端口所连接 relation 为

Library		个指定元	rIn, 右侧端口所连接 relation 为 rOut, ArrayContains 中参数
		素.	elementParameter,则
			$(rIn[i] = nil \land rOut[i] = nil)$
			(rIn[i] = value
			$\lor \cap (rIn[i].contains(elemParameter) = true \land rOut[i] = true)$
			$ \left(\left(rIn[i].contains (elemParameter) = true \land rOut[i] = true \right) \\ \left(\left(rIn[i].contains (elemParameter) = false \land rOut[i] = false \right) \right) $
			情形二: 设左侧 element 端口连接 relation 为 reIn, array 端口所连接 relation 为 rIn, 右侧端口所连接 relation 为 rOut, ArrayContains 中参数 elementParameter, 创建变量 ST_ArrayContains, element 辅助编码,则
			$ST_ArrayContains[i-1] = 0 \land \left(\begin{matrix} rln[i] = value \land \left((reln[i] = nil \land element[i] = elementParameter) \right) \\ \lor \left(\begin{matrix} rln[i] = value \land element[i] = value \land element[i] = reln[i] \end{matrix} \right) \\ \lor \left(\begin{matrix} rln[i].contains (element[i]) = true \land rOut, = true) \\ \lor \left(\begin{matrix} rln[i].contains (element[i]) = false \land rOut[i] = false \end{matrix} \right) \end{matrix} \right) \right) \\ \land ST_ArrayContains[i] = 1 \\ \end{matrix}$
			$ \left\{ ST_ArrayContains[i-1] = 1 \land \\ \left\{ ST_ArrayContains[i-1] = 1 \land \\ \left\{ \begin{cases} (rln[i] = nil \land rOut[i] = nil \land element[i] = element[i-1]) \\ \left(reln[i] = value \land element[i] = reln[i]) \\ \left(\left(rln[i].contains (element[i]) = true \land rOut[i] = true) \\ \left(\left(rln[i].contains (element[i]) = false \land rOut[i] = false) \right) \right) \right\} \right\} $ $ \left\{ ST_ArrayContains[i] = 1 \right\} $
			情形一:设左侧 element 端口未连接 relation, array 端口所连接 relation 为
	Armylineurs Property Community Commu	提取出数组 中的一个元 素.	rIn, 右侧端口所连接 relation 为 rOut, ArrayElement 中参数 indexParameter,则 (rIn[i] = value ^ rOut[i] = select(rIn[i], indexParameter)) \((rIn[i] = nil ^ rOut[i] = nil) \) 情形二:设左侧 element 端口连接 relation 为 rIndex, array 端口所连接 relation 为 rIn, 右侧端口所连接 relation 为 rOut, 创建变量 ST_ArrayElement, index 辅助编码,则
	ArrayLength	输出所输入数组的长度.	设左侧端口所连接 relation 为 rIn,右侧端口所连接 relation 为 rOut,则: $ (rIn[i] = nil \land rOut[i] = nil) \lor (rIn[i] = value \land rOut[i] = rIn[i].length) $
	ArrayMaximum	查找数组中的最大元素.	设左侧端口所连接 relation 为 rIn,右侧端口所连接 relation 为 rOut,rIndex,则 $ (rIn[i] = nil \land rOut[i] = nil \land rIndex[i] = nil) $ $ \lor $
	ArrayMinimum Turbes	查找数组中的最小元素.	设左侧端口所连接 relation 为 rIn,右侧端口所连接 relation 为 rOut, rIndex 则 (rIn[i] = nil ^ rOut[i] = nil ^ rIndex[i] = nil) \[\big(\frac{rIn[i]}{rOut[i]} = rIn[i].min.data ^ rIndex[i] = rIn[i].min.index \end{arrange}

	ArrayToElements	将数组中的 元素输出到 输出端口的 每	设左侧端口所连接 relation 为 rIn, 右侧端口所连接 relation 为 rOut, 则 $ \left(rIn[i] = nil \land \bigwedge_{j=1}^{outPor.width} \left(rOut_{j}[i] = nil \right) \right) \lor \left(rIn[i] = value \land \left(\bigwedge_{j=1}^{outPor.width} \left(rOut_{j}[i] = select(rIn[i], j-1) \right) \right) \right) $
	ArrayUpdate [iy] [iy] g g	改变数组中 的 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一 一	设左侧端口所连接 relation 为 rIn, 底端端口所连接 relation 为 rIndex 和 rValue,右侧端口所连接 relation 为 rOut,ArrayUpdate 中参数 valueParameter,indexParameter,则
	Elements To Avray	根据输入端 口 各 个 channel 上 的元素构建 一个数组.	设左侧端口所连接 relation 依次为 rIn1, rIn2, rIn3, 右侧端口所连接 relation 为 rOut, 则
	LogicalNot	输出与输入 相反的值.	设左、右两侧端口所连接 relation 分别为 rIn, rOut,则
Logic Library	LogicGate Pand ▶	输入合 (and)、次 (xor). 量 (and)、,然 不 异 同 例 值 取 取 定 取 定 或 值 或 值	①若 logic 为"and": 设左侧端口所连接 relation 为 rIn, 右侧端口所连接 relation 为 rOut, 则 $ \begin{pmatrix} $

④若 logic 为"nor": 设左侧端口所连接 relation 为 rIn,右侧端口所连接 relation 为 rOut,则

$$\begin{pmatrix} \left(\inf_{i \in Port, width} \left(rIn_{j}[i] = value \right) \land \left(\left(\inf_{j=1}^{i \in Port, width} \left(rIn_{j}[i] = false \lor rIn_{j}[i] = nil \right) \land rOut[i] = true \right) \right) \\ \lor \left(\int_{j=1}^{i \in Port, width} \left(rIn_{j}[i] = true \right) \land rOut[i] = false \right) \\ \lor \left(\int_{j=1}^{i \in Port, width} \left(rIn_{j}[i] = true \right) \land rOut[i] = nil \right) \land rOut[i] = nil \right) \end{pmatrix}$$

⑤若 logic 为"xor": 设左侧端口所连接 relation 为 rIn, 右侧端口所连接 relation 为 rOut, 创建数组 trueNumber, falseNumber, numberOfTrue, numberOfFalse 辅助编码,则:

$$\begin{pmatrix} \inf_{j=1}^{\text{InPort.width}} \left(rIn_{j}[i] = value \right) \\ \inf_{inPort.width} \left(rIn_{j}[i] = true \land trueNumber_{j}[i] = 1 \land falseNumber_{j}[i] = 0 \right) \\ \land \begin{pmatrix} \land \\ \vdots \\ \neg i \end{pmatrix} \\ \lor \left(\left(rIn_{j}[i] = false \lor rIn_{j}[i] = nil \right) \land trueNumber_{j}[i] = 0 \land falseNumber_{j}[i] = 1 \right) \\ \land \left(numberOfTrue[i] = \sum_{j=1}^{\text{inPort.width}} trueNumber_{j}[i] \right) \land \left(numberOfFalse[i] = \sum_{j=1}^{\text{inPort.width}} falseNumber_{j}[i] \right) \\ \begin{pmatrix} \left(numberOfTrue[i] = 0 \land numberOfFalse[i]! = 0 \land rOut[i] = false \right) \\ \lor \left(numberOfTrue[i]!! = 0 \land \left(\left(numberOfTrue[i] \% 2 = 0 \land rOut[i] = false \right) \\ \lor \left(numberOfTrue[i] = nil \right) \land rOut[i] = nil \end{pmatrix}$$

⑥若 logic 为"xnor": 设设左侧端口所连接 relation 为 rIn, 右侧端口所连接 relation 为 rOut, 创建数组 trueNumber, falseNumber, numberOfTrue, numberOfFalse 辅助编码,则:

$$\begin{pmatrix} \binom{\inf Port.width}{j=1} \left(rIn_{j}[i] = value\right) \end{pmatrix}$$

$$\underset{inPort.width}{inPort.width} \left(\left(\left(rIn_{j}[i] = true \lor rIn_{j}[i] = nil \right) \land trueNumber_{j}[i] = 1 \land falseNumber_{j}[i] = 0 \right) \right)$$

$$\land \bigwedge_{j=1}^{inPort.width} \left(\bigvee_{j=1}^{inPort.width} \left(\bigcap_{j=1}^{inPort.width} rueNumber_{j}[i] = 0 \land falseNumber_{j}[i] = 1 \right) \right)$$

$$\land \left(numberOfTrue[i] = \sum_{j=1}^{inPort.width} trueNumber_{j}[i] \right) \land \left(numberOfFalse[i] = \sum_{j=1}^{inPort.width} falseNumber_{j}[i] \right)$$

$$\land \left(\left(numberOfTrue[i] = 0 \land numberOfFalse[i]! = 0 \land rOut[i] = true \right) \right)$$

$$\land \left(\left(numberOfTrue[i]! = 0 \land \left(\left(numberOfTrue[i] \% 2 = 0 \land rOut[i] = true \right) \right) \right)$$

$$\lor \left(\left(numberOfTrue[i] \right) \land rOut[i] = nil \right) \land rOut[i] = nil \right)$$

注: inPort.width 可通过看 LogicGate actor 的 input 连接几条 relation 获知.

Comparator

比较所称 内double 的数值的数并值的数并值较的出可符比的可符

有: >,>=,<, <=及==. 设左侧端口所连接的 relation 分别为 rIn1, rIn2, 右侧端口所连接 relation 为 rOut, Comparator 内部参数 tolerance,则

①若比较符号是 "==", 则 ((rIn1[i] = nil > rIn2[i] = nil) > rOut[i] = nil)

 $((rIn1[i] = value \land rIn2[i] = value)$

 $\bigvee \left(\left(\left(\left((abs(rIn1[i] - rIn2[i]) \right) <= tolerance \right) \land rOut[i] = true \right) \\ \wedge \left(\bigvee \left(\left(\left(abs(rIn1[i] - rIn2[i] \right) \right) > tolerance \right) \land rOut[i] = false \right) \right) \right)$

②若比较符号是">=",则

pecific SR	NonStrictDelay	时,输出上 个 tick 时输 入端口处所	辅助编码,则
DomainS	NauChristo	提 供 一 个 tick 的延迟: 每 次 激 励	设左、右两侧端口所连接的 relation 分别是 rIn 和 rOut,创建变量 lastInput
		token.	注: inPort.width 可通过看 TrueGate actor 的 input 连接几条 relation 获知.
		则不输出	$ \bigwedge_{j=1}^{inPort,width} \left(rIn_{j}[i] = true \land rOut_{j}[i] = true \right) \\ \lor \left(\left(rIn_{j}[i] = false \lor rIn_{j}[i] = nil \right) \land rOut_{j}[i] = nil \right) $
	TrueGate	尔值true,则 输出true;否	$inPort_{in} width \left(\left(rIn_{j}[i] = true \wedge rOut_{j}[i] = true \right) \right)$
		若输入为布	的 relation 依次为 rOut1, rOut2, rOut3,则
			设左侧多端口所连接的 relation 依次为 rIn1, rIn2, rIn3, 右侧多端口所连接
		则输出 false.	注: inPort.width 可通过看 IsPresent actor 的 input 连接几条 relation 获知.
	▶ ? ►	输出true; 否	$\bigwedge_{i=1}^{inPort.width} \left(\left(rIn_{j}[i] = value \wedge rOut_{j}[i] = true \right) \vee \left(rIn_{j}[i] = nil \wedge rOut_{j}[i] = false \right) \right)$
	IsPresent	present,则	则
		若 输 入	设左侧多端口所连接的 relation 为 rIn, 右侧多端口所连接的 relation 为 rOut,
			注: inPort.width 可通过看 Equals actor 的 input 连接几条 relation 获知.
		false.	$ \begin{pmatrix} \left(s_1[i] = s_2[i] = \dots = s_{inPort.width}[i] \land rOut[i] = true\right) \\ \lor \left(\neg\left(s_1[i] = s_2[i] = \dots = s_{inPort.width}[i]\right) \land rOut[i] = false\right) \end{pmatrix} $
		则,输出	
		果相等,输 出 true; 否	$ \vee \wedge \bigwedge_{i=1}^{inPort.width} \left(\left(rIn_{j}[i] = value \wedge s_{j}[i] = rIn_{j}[i] \right) \vee \left(rIn_{j}[i] = nil \wedge s_{j}[i] = s_{j-1}[i] \right) \right) $
	Equals	否相等,如	$\bigvee_{j=1}^{inPort.width} (rIn_{j}[i] = value)$
		的任意类型 的 token 是	inPort.width
		的任意数量	$\left(\bigwedge_{j=1}^{mPort,width} (rIn_j[i] = nil) \wedge \neg \left(s_1[i] = s_2[i] = \dots = s_{inPort,width}[i] \right) \wedge rOut[i] = nil \right)$
		比较所输入	数组 s 辅助编码,则 (inPort,width ,
			设左侧端口所连接的 relation 为 rIn,右侧端口所连接 relation 为 rOut, 创建
			$\left(\left((\ln 2[i] - \ln 1[i] + \operatorname{tolerance} < 0) \wedge \operatorname{rOut}[i] = \operatorname{false} \right) \right)$
			$\vee \left(\left(\left(rln2[i] - rln1[i] + tolerance > 0 \right) \wedge rOut[i] = true \right) \right)$
			$\left((rIn1[i] = value \land rIn2[i] = value) \right)$
			$ \frac{\langle (rln1[i] = nil \lor rln2[i] = nil) \land rOut[i] = nil)}{(rln1[i] = nil \lor rln2[i] = nil)} $
			⑤若比较符号是"<",则
			$\left(\left(\left(\left[rIn1[i] - rIn2[i] + tolerance <= 0 \right) \land rOut[i] = false \right) \right) \right)$
			$ \bigvee \left(\left(\left(rln1[i] - rln2[i] + tolerance > 0 \right) \wedge rOut[i] = true \right) \\ \vee \left(\left(rln1[i] - rln2[i] + tolerance <= 0 \right) \wedge rOut[i] = false \right) \right) $
			$\left((rIn1[i] = value \land rIn2[i] = value \right)$
			$\left(\left(rIn[i] = nil \lor rIn2[i] = nil \right) \land rOut[i] = nil \right)$
			④若比较符号是">",则
			$\left(\left(\left(rln2[i] - rln1[i] + tolerance < 0 \right) \wedge rOut[i] = false \right) \right)$
			$ \bigvee \left(\left(\left(rln2[i] - rln1[i] + tolerance >= 0 \right) \wedge rOut[i] = true \right) \\ \vee \left(\left(rln2[i] - rln1[i] + tolerance < 0 \right) \wedge rOut[i] = false \right) \right) $
			$\left((rIn1[i] = value \land rIn2[i] = value \right)$
			$\left((rIn1[i] = nil \lor rIn2[i] = nil) \land rOut[i] = nil \right)$
			③若比较符号是"<=",则
			$\left(\left(\sqrt{\left(\min\{t\} - \min\{t\} + ionerance < 0 \right) / Tout[t] - juise} \right) \right)$
			$ \lor \land \left(\left(\left(rIn1[i] - rIn2[i] + tolerance >= 0 \right) \land rOut[i] = true \right) \\ \lor \left(\left(rIn1[i] - rIn2[i] + tolerance < 0 \right) \land rOut[i] = false \right) \right) $
			$\left((rln1[i] = value \land rln2[i] = value \right)$
			$\left((rIn1[i] = nil \lor rIn2[i] = nil \right) \land rOut[i] = nil \right)$

		读入的任何	
		度入的任何 值;第一个	$\left((rOut[i] = lastInput[i-1]) \right)$
		tick 时,输出	$\left \left((rIn[i] = value) \wedge (lastinnut[i] - rIn[i]) \right) \right $
		值由参数	
		initialValue	$((rIn[i] = nil) \land (lastinput[i] = nil))$
		给出; 若未	` ` '/
		给定任何	
		值,则输出	
		absent.	
		基于底部信	
		号来过滤当	
		前输入信	
		号: 若底部	
		控制端口输	
		入为 present 且值为true,	
		则输出为左	
		则 制 出 乃 左 侧 的 输 入 数	
		据;而如果	设左侧、底部和右侧端口所对应的 relation 分别是 rIn, rCtrl 和 rOut,则:
	When	底部控制端	
		口输入为	$(rCtr[[i]] = true \land rOut[i] = rIn[i])$
		absent, 或	$(rCtrl[i] = true \land rOut[i] = rIn[i])$ $\lor ((rCtrl[i] = false \lor rCtrl[i] = nil) \land rOut[i] = nil)$
		者为 false,	
		亦或者底部	
		控制端口输	
		入为 present	
		且值为 true	
		但左侧输入	
		端口为	
		absent, 则输	
		出为 absent.	
		将两个信号	
		有优先级地	
		进行合并:	
		若优先级较	设左侧、底部和右侧端口所对应的 relation 分别是 rIn, rBot 和 rOut,则:
		高的左侧端	, , , , , , , , , , , , , , , , , , , ,
		口输入为	$(rIn[i] = value \land rOut[i] = rIn[i])$
	Default	present,则 输出为该输	,
		刑 出 乃 该 刑 入 数 据 ; 如	$\left(rBot[i] = nil \land rOut[i] = nil \right)$
		果左侧输入	$\lor rIn[i] = nil \land (\lor (rBot[i] = value \land rOut[i] = rBot[i]))$
		为absent,则	(. (. Bortel
		输出为底部	
		的输入(无	
		论其是否为	
		absent).	
		输出上次接	
		收到的非	
		absent 输入.	设左侧和右侧端口所对应的 relation 分别是 rIn 和 rOut, 创建变量 s, index
		若当前输入	補助编码,则
		是 absent,则	
	Pre initialValue	输出也是	$(rIn[i] = nil \land rOut[i] = nil \land ST[i-1] = ST[i] \land index[i] = index[i-1])$
	absent	absent; 第一 次输入是	$(rIn[i] = value \land ST[i] = ST[i-1] + 1 \land s_{index[i]} = rIn[i]$
		次 制 八 走 present 时,	$ \lor ((ST[i-1] = 0 \land rOut[i] = initialValue[i] \land index[i] = index[i-1]) $
		present 內, 输出由参数	$ \left \begin{array}{c} \checkmark \\ \land \left((ST[i-1] = 0 \land rOut[i] = initialValue[i] \land index[i] = index[i-1]) \\ \lor \left(ST[i] \ge 1 \land rOut[i] = s_{index[i-1]} \land index[i] = index[i-1] + 1 \right) \end{array} \right) $
		initialValue	(([[1] - 1 1 mdex[i-1] mdex[i-1]
		给出(该参	
		数默认为	
L	l .	1	1

		absent).	
	Current current value	输出最新接收到输入,若没有接收到输入,为 absent.	设左侧和右侧端口所对应的 relation 分别是 rIn 和 rOut, 创建变量 s 辅助编码,则
	IsPresent	若输入为present,则输出true:否则输出tralse.	设左、右侧端口所对应 relation 分别是 rIn1, rIn2 和 rOut1, rOut2,则:
	TrueGate	若输入为 present 且值 为true,则输 出true;否则 输出 absent.	设左、右侧端口所对应的 relation 分别是 rIn1, rIn2 和 rOut1, rOut2, 则:
Sink	SetVariable P ⊑∎	设 variable	情况一: 令输入端口所连接 relation 为 rIn, 令 variableName 为 x, delayed=true, 另令输出端口所连接 relation 为 rOut, 其中的参数为 parameter, 则: (rIn[i] = value \(\triangle parameter[i] = rIn[i] \(\triangle rOut[i] = rIn[i] \) \(\triangle rIn[i] \(\triangle parameter[i-1] \) \(\triangle rOut[i] = nil \) \(\triangle parameter[i] = parameter[i-1] \(\triangle rOut[i] = nil \) \(\triangle parameter, 则: \((rIn[i] = value \(\triangle parameter[i] = rIn[i] \(\triangle rOut[i] = parameter[i-1] \) \(\triangle r(rIn[i] = nil \(\triangle parameter[i-1] \) \(\triangle r(rIn[i] = nil \(\triangle parameter[i-1] \) \(\triangle r(rIn[i] = parameter[i-1] \)