

# Specifications of the Camera Link Interface Standard for Digital Cameras and Frame Grabbers

### version 2.0

Includes:





900 Victors Way, Suite 140 • Ann Arbor, Michigan 48108 USA • www.visiononline.org

### Camera Link Licensing and Logo Usage

Camera Link is a widely adopted standard and is used on hundreds of products on the market today.

The standard is a hardware specification that standardizes the connection between cameras and frame grabbers. It defines a complete interface which includes provisions for data transfer, camera timing, serial communications, and real time signaling to the camera.

The AIA owns the trademarks and trade names for Camera Link, Power Over Camera Link, and Power Over Camera Link Lite. All commercial products developed using the Camera Link standard must license the standard and qualify for the right to use the name and logo. To qualify, each product must have the proper paperwork submitted to the AIA and must self-certify to be compliant with the Camera Link standard. More information on licensing Camera Link can be found at www.visiononline.org/standards.

3M<sup>TM</sup> is a trademark of the 3M Company. Channel Link<sup>TM</sup> is a trademark of National Semiconductor. Flatlink<sup>TM</sup> is a trademark of Texas Instruments. Panel Link<sup>TM</sup> is a trademark of Silicon Image.

The Camera Link logos may be used only in conjunction with licensed products which have self-certified to be compliant with the Camera Link standard.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the AIA.

©2012 AIA All Rights Reserved

### **About this Document**

The following specifications provide a framework for Camera Link and Camera Link Lite communication. Version 2.0 incorporates a number of previous annexes (Power over Camera Link, Miniature Camera Link connectors, etc) to provide a comprehensive consolidation into 1 contiguous specification. The specifications are deliberately defined to be open, allowing camera and frame grabber manufacturers to differentiate their products. Additional recommendations may be added at a later date, which will not affect the accuracy of the information in this document. Backward compatibility is assured for all products.

### Acknowledgements

### **Participating Companies**

The following companies participated in the development, definition and review of this version and previous versions of the Camera Link standard:

3M Electronic Solutions Division

Active Silicon Ltd.

ADIMEC Advanced Image Systems BV

Alacron, Inc.

AVAL DATA CORPORATION Basler Vision Technologies

BitFlow, Inc.

Carrio Cabling Corporation

CIS Corporation
Cognex Corporation
Components Express, Inc.
e2v Semiconductors
ELTEC Elktronik AG

Engineering Design Team, Inc.

EPIX, Inc. Euresys, Inc.

Fairfield Imaging, Inc. FAST Corporation W. L. Gore & Associates

Hitachi Kokusai Electric America, Ltd.

Imperx Incorporated

Intercon 1 JAI Leutron Vision, Inc.

Matrox Electronic Systems Ltd.

Microtechnica Co., Ltd Mikrotron GmbH

National Instruments

Northwire, Inc.
OCP Group, Inc.
Photonfocus Ltd.
PPT VISION, Inc.
PULNIX America, Inc.
Redlake MASD, LLC
Sentec America

SICK|IVP AB Siemens, Inc. Silicon Software

Sony Visual Imaging Products

STAC Corporation

Stemmer Imaging GmbH

Teledyne DALSA Thinklogical

TKM Technologies, Inc. Toshiba Teli Corporation

TVI Vision

## Table of Content

1.0 Camera Link	
1.1 Introduction	1
1.2 Conventions	1
1.3 LVDS Technical Description	1
1.4 Channel Link	
1.5 Camera Link's Five Configurations	
1.6 Technology Benefits	
1.6.1 Smaller Connectors and Cables	2
1.6.2 High Data Transmission Rates	
2.0 Camera Signal Requirements	
2.1 Introduction	3
2.2 Video Data	
2.2.1 Camera Link Base/Medium/Full	
2.2.1 Camera Link Base/Medium/Fun 2.2.2 Camera Link Lite	
2.2.3 Camera Link 80 bit	
2.3 Camera Control Signals	
2.3.1 Camera Link Base/Medium/Full	
2.3.2 Camera Link Lite	
2.3.3 Camera Link 80 bit	
2.4 Communication.	
2.4.1 Camera Link Base/Medium/Full	
2.4.2 Camera Link Lite	
2.4.3 Camera Link 80 bit	
3.0 Port Assignments	
3.1 Port Definition - all Configurations	
3.2 Camera Hardware Routing and Block Diagram	
3.2.1 Base, Medium, Full Configurations.	
3.2.2 Lite Configurations	
3.2.3 80 bit Configurations	10
4.0 Bit Allocation of the Channel Link Chip to the Connectors	
4.1 Bit Allocation for Base, Medium and Full Configurations	15
4.2 Bit Allocation for the 80-Bit, 10-tap/8-bit Configuration	
4.3 Bit Allocation for the 80-Bit, 8-tap/10-bit Configuration	
4.4 Bit Allocation for the Lite Configuration	
5.0 Bit Assignments According to Configuration	
5.1 Bit Assignments for Base Configuration	10
2.1 Dit 1331gillionis for Dase Configuration	19

5.2 Bit Assignment for Medium Configuration	
5.3 Bit Assignment for Full/80 bit Configuration	
5.4 Bit Assignments for 80 bit Configuration, 10-tap/8-bit mode	23
5.5 Bit Assignments for 80 bit Configuration, 8-tap/10-bit mode	26
6.0 Camera Link Connections	
6.1 Camera Link Cable Pinout For Base, Medium, Full and 80 bit Configurations	29
6.2 Shielding Recommendations	
7.0 Chipset Criteria	
8.0 Serial Communications API	
8.1 Functionality	33
8.1.1 Features	
8.1.2 Requirements and Recommendations	
8.2 C Interface to "clallserial.dll"	
8.3 Visual Basic Interface to "clallserial.dll"	
8.4 The Manufacturer DLL "clserxxx.dll"	
9.0 Serial Communication API Function Reference	
9.1 clFlushPort	40
9.2 clGetErrorText	
9.3 clGetManufacturerInfo	
9.4 clGetNumBytesAvail	
9.5 clGetNumSerialPorts	
9.6 clGetNumPorts	
9.7 clGetPortInfo	
9.8 clGetSerialPortIdentifier	
9.9 clGetSupportedBaudRates	
9.10 clSerialClose	
9.11 clSerialInit	50
9.12 clSerialRead	51
9.13 clSerialWrite	52
9.14 clSetBaudRate	53
9.15 Status Codes	54
9.16 Constants	55
10.0 Mechanical Interface and Cable Requirements	
10.1 Mechanical Interface	57
10.1.1 Overview	
10.1.2 Camera Link Connectors	
10.1.3 Camera Link Cabling.	
10.2 Testing Requirements	
10.2.1 Electrical Requirements	

### 11.0 Power over Camera Link (PoCL)

11.1 Introduction.	79
11.1.1 Overview	
11.1.2 Backward Compatibility	
11.1.3 Simplified Block Diagram (Base Configuration)	80
11.2 PoCL Pinouts for Specific Configurations	81
11.2.1 Camera Link Cable Pinout Changes For PoCL Configuration	81
11.2.2 Camera Link Cable Pinout For PoCL-Lite Configurations	81
11.3 Camera Requirements	84
11.3.1 Operating Requirements	84
11.3.2 Support for SafePower	84
11.3.3 Labeling	
11.3.4 Medium, Full, 80 bit Cameras	85
11.3.5 Additional Power Connectors	86
11.4 Frame Grabber Requirements	86
11.4.1 Compatibility	86
11.4.2 Operating Requirements	
11.4.3 Protection Systems	87
11.4.4 Support for Medium/Full/80 bit Cameras	90
11.4.5 Power Supply Filter (LPF)	90
11.4.6 Labeling	91
11.4.7 Indicator Lamps	91
11.5 Cable Requirements	91
11.6 Miscellaneous	91
11.6.1 Repeaters	91

## List of Figures

Figure 1-1: Channel Link Operation.	. 2
2.0 Camera Signal Requirements	
3.0 Port Assignments  Figure 3-1: Data Routing for Base, Medium, and Full Configurations  Figure 3-2: Block Diagram of Base, Medium, and Full Configuration  Figure 3-3: Data Routing for Lite Configurations  Figure 3-4: Block Diagram of Lite Configuration  Figure 3-5: Data Routing for 80 bit Configurations  Figure 3-6: Block Diagram of 80 bit, 10-tap/8-bit Configuration  Figure 3-7: Block Diagram of 80 bit, 8-tap/10-bit Configuration	. 9 10 10 11 12
4.0 Bit Allocation of the Channel Link Chip to the Connectors	
5.0 Bit Assignments According to Configuration	
6.0 Camera Link Connections	
7.0 Chipset Criteria	
8.0 Serial Communications API Figure 8-1: Serial DLL hierarchy	33
10.0 Mechanical Interface and Cable Requirements Figure 10-1: Camera Link Cable Assembly	
Figure 10-2: Mini Camera Link (MiniCL) Cable Assembly	62 62 63
Figure 10-7: Camera Link: 26p Mini Delta Ribbon Receptacle, Thru-hole Type Figure 10-8: MiniCL: 26p Subminiature Delta Ribbon Receptacle, Thru-hole Type	64 65 65
Figure 10-11: Camera Link Cable Threaded Fastener Requirements  Figure 10-12: MiniCL Jack Sockets  Figure 10-13: MiniCL Cable Threaded Fastener Requirements  Figure 10-14: Example PoCL Cable Construction	67 67
Figure 10-15: Example PoCL-Lite Cable Construction	

#### Camera Link Specification - v2.0

Figure 10-17: Near End Crosstalk measurement	73
Figure 10-18: Far End Crosstalk Measurement	74
Figure 10-19: Measurement System for Near-End Cross-Talk	75
Figure 10-20: Measurement System for Far-End Cross-Talk	75
Figure 10-21: Measurement System for Near-End Cross-Talk (PoCL-Lite Configuration)	75
Figure 10-22: Measurement System for Far-End Cross-Talk (PoCL-Lite Configuration)	75
Figure 10-23: Eye Mask Diagram	77
11.0 Power over Camera Link (PoCL)	
Figure 11-1: PoCL Block Diagram.	80
Figure 11-2: Example of Medium/Full/80 bit systems drawing over 4W	85
Figure 11-3: Example of Medium/Full/80 bit systems drawing less than 4W	86
Figure 11-4: Example SafePower Implementation	88
Figure 11-5: Simplified Example SafePower State Machine	89
Figure 11-6: Example LPF and OCP Implementation	91

# List of Tables

Table 3-1: Port Assignments According to Configuration	.7
Table 4-1: Base, Medium and Full Camera Link Bit Allocations	.15
Table 4-2: 80-bit, 10-tap/8-bit Camera Link Bit Allocations	.16
Table 4-3: 80-bit, 8-tap/10-bit Camera Link Bit Allocations	.17
Table 4-4: Lite Camera Link Bit Allocations	.18
Table 5-1: Bit assignments for base configuration	. 19
Table 5-2: Bit assignments for medium configuration	.20
Table 5-3: Bit assignments for full/80 bit configuration	. 22
Table 5-4: 10 tap/8 bit: Connector 1, Channel Link X	. 23
Table 5-5: 10 tap/8 bit: Connector 2, Channel Link Chip Y	. 24
Table 5-6: 10 tap/8 bit: Connector 2, Channel Link Chip Z	. 25
Table 5-7: 8-tap/10 bit: Connector 1, Channel Link Chip X	. 26
Table 5-8: 8-tap/10 bit: Connector 2, Channel Link Chip Y	. 27
Table 5-9: 8-tap/10 bit: Connector 2, Channel Link Chip Z	. 28
Table 6-1: MDR-26, HDR-26 and SDR-26 Connector Assignments	. 29
Table 7-1: Compatible National Semiconductor Parts	
Table 8-1: Serial interface specification	.36
Table 8-2: Type definitions	.36
Table 8-3: Visual Basic Interface	
Table 8-4: "clserxxx.dll"	. 37
Table 9-1: Camera Link Error Codes	
Table 9-2: Camera Link Constants	. 55
Table 10-1: Part numbers for compatible Camera Link connectors	
Table 10-2: Part numbers for compatible Miniature Camera Link connectors	. 58
Table 10-3: Part numbers for compatible Camera Link Lite connectors.	
Table 10-4: Camera Link Cable Assembly Wiring Diagram - MDR-26, HDR-26 and SDR-26	
Table 10-5: PoCL-Lite Cable Assembly Wiring Diagram (14p to 14p configuration)	
Table 10-6: PoCL-Lite Cable Assembly Wiring Diagram (14p to 26p configuration)	
Table 10-7: PoCL-Lite Cable Assembly Wiring Diagram (26p to 14p configuration)	
Table 10-8: CL Cable Assembly Rated Speed vs. Maximum Single Pair and Pair-to-Pair Skew .	.76
Table 10-9: Camera Link Eye Mask	
Table 11-1: Compatibility Table	.80
Table 11-2: Pinout assignments	.81
Table 11-3: 26P Connector Assignments PoCL-Lite	.81
Table 11-4: 26P Connector Assignments PoCL Base	
Table 11-6: 14P-26P Connector Assignments	.83
Table 11-5: 14P Connector Assignments	. 83
Table 11-7: 26P-14P Connector Assignments	84

### 1.0 Camera Link

#### 1.1 Introduction

Camera Link is a communication interface for vision applications. The interface extends the base technology of Channel Link by National Semiconductor to provide a specification more useful for vision applications.

For years, the scientific and industrial digital video market lacked a standard method of communication and data transfer. Both frame grabber and camera manufacturers developed products with different connectors, making cable production difficult for manufacturers and very confusing for consumers. Camera Link 1.2 and its previous revisions provided an extremely useful connectivity standard between digital cameras and frame grabbers which has provided significant value to the machine vision community. Increasingly diverse cameras and advanced signal and data transmissions have made a connectivity standard like Camera Link a necessity. The Camera Link interface reduces support time, as well as the cost of that support. The standard cable is able to handle the increased signal speeds, and the cable assembly allows customers to reduce their costs through volume pricing. Camera Link 2.0 continues this standard of excellence by incorporating previous annexes into one comprehensive document.

#### 1.2 Conventions

"Shall" means a mandatory requirement.

"Can" means an optional feature.

NOTE: Indented paragraphs, labeled "NOTE:" do not form part of the specification, but are intended to help understand the requirements of the specification.


### 1.3 LVDS Technical Description

Low-voltage differential signaling (LVDS) is a high-speed, low-power, general-purpose interface standard. The standard, known as ANSI/TIA/EIA-644, was approved in March 1996. LVDS uses differential signaling, with a nominal signal swing of 350 mV differential. The low signal swing decreases rise and fall times to achieve a theoretical maximum transmission rate of 1.923 Gbps into a loss-less medium. The low signal swing also means that the standard is not dependent on a particular supply voltage. LVDS uses current-mode drivers, which limit power consumption. The differential signals are immune to  $\pm 1$  V common volt noise.

#### 1.4 Channel Link

National Semiconductor developed the Channel Link technology as a solution for flat panel displays, based on LVDS for the physical layer. The technology was then extended into a method for general purpose data transmission. Channel Link consists of a driver and receiver pair. The driver accepts 28 single-ended data signals and a single-ended clock. The data is serialized 7:1, and the four data streams and a dedicated clock are driven over five LVDS pairs. The receiver accepts the four LVDS data streams and LVDS clock, and then drives the 28 bits and a clock to the board. Figure 1-1 illustrates Channel Link operation.

Figure 1-1: Channel Link Operation



### 1.5 Camera Link's Five Configurations

The Camera Link standard includes five configurations. Each configuration supports a different number of data bits. The advantage of multiple configurations is that manufacturers can select the configuration that best matches their device. The flexibility provides low cost and space requirements for small cameras, while supporting very high data rates for cameras that have high speed sensors.

The five configurations are:

- lite Supports up to 10 bits, one connector
- base Supports up to 24 bits, one connector
- medium Supports up to 48 bits, two connectors
- full Supports up to 64 bits, two connectors
- 80 bit Supports up to 80 bits, two connectors

### 1.6 Technology Benefits

#### 1.6.1 Smaller Connectors and Cables

Channel Link's transmission method requires fewer conductors to transfer data. Five pairs of wires can transmit up to 28 bits of data. These wires reduce the size of the connector, allowing smaller cameras to be manufactured.

#### 1.6.2 High Data Transmission Rates

The data transmission rates of the Channel Link family of chipsets (up to 2.38 Gbits/s) support the current trend of increasing transfer speeds.

### 2.0 Camera Signal Requirements

#### 2.1 Introduction

This section provides definitions for the signals used in the Camera Link and Camera Link Lite interfaces. The standard Camera Link cable provides camera control signals, serial communication, and video data.

#### 2.2 Video Data

The Channel Link technology is integral to the transmission of video data. Image data and image enables are transmitted on the Channel Link bus.

#### 2.2.1 Camera Link Base/Medium/Full

Four enable signals for Camera Link Base/Medium/Full are defined as:

- FVAL—Frame Valid (FVAL) is defined HIGH for valid lines with no offsets between the edge of FVAL and the start of the first valid line.
- LVAL—Line Valid (LVAL) is defined HIGH for valid pixels with no offsets between the start of LVAL and the first valid pixel.
- DVAL—Data Valid (DVAL) is defined HIGH when data is valid.
- Spare—A spare has been defined for future use.

All defined enables must be provided by the camera on each Channel Link chip. All unused data bits must be tied to a known value by the camera.

For more information on image data bit allocations, see Section 4 - Bit Allocation of the Channel Chip to the Connectors and Section 5 - Bit Assignments According to Configuration.

#### 2.2.2 Camera Link Lite

The following signals are defined as:

- FVAL Frame Valid (FVAL) is defined HIGH for valid lines with no offsets between the edge of FVAL and the start of the first valid line.
- LVAL Line Valid (LVAL) is defined HIGH for valid pixels with no offsets between the start of LVAL and the first valid pixel.
- DVAL Data Valid (DVAL) is defined HIGH when data is valid.
- Spare –A spare is not assigned for this configuration.

All three enables must be provided by the camera on each Channel Link chip. All unused data bits must be tied to a known value by the camera.

For more information on image data bit allocations, see Section 4 - Bit Allocation of the Channel Chip to the Connectors and Section 5 - Bit Assignments According to Configuration.

#### 2.2.3 Camera Link 80 bit

The 80 bit configuration uses some of the signals normally used to carry enable for data. All spares are also used for data. For 80 bit mode the enables are defined as:

- FVAL—Frame Valid (FVAL) is defined HIGH for valid lines, first channel link chip only.
- LVAL—Line Valid (LVAL) is defined HIGH for valid pixels, all channel link chips.

  NOTE: The DVAL and Spare signals are used to carry data bits in this configuration.

LVAL and FVAL must be provided by the camera on base Channel Link chip. LVAL only must be provided on the other two chips. All other signals are used by data.

For more information on image data bit allocations, see Section 4 - Bit Allocation of the Channel Chip to the Connectors and Section 5 - Bit Assignments According to Configuration.

### 2.3 Camera Control Signals

#### 2.3.1 Camera Link Base/Medium/Full

Four LVDS pairs are reserved for general-purpose camera control. They are defined as camera inputs and frame grabber outputs. Camera manufacturers can define these signals to meet their needs for a particular product. The signals are:

- Camera Control 1 (CC1)
- Camera Control 2 (CC2)
- Camera Control 3 (CC3)
- Camera Control 4 (CC4)

#### 2.3.2 Camera Link Lite

One LVDS pair is reserved for general-purpose camera control.

This pair is defined as camera input and frame grabber output.

Camera manufacturers can define this signal to meet their needs for a particular product.

• Camera Control (CC)

#### 2.3.3 Camera Link 80 bit

Camera Link 80 bit camera controls signals are the same as those for Base/Medium/Full.

#### 2.4 Communication

#### 2.4.1 Camera Link Base/Medium/Full

Two LVDS pairs have been allocated for asynchronous serial communication to and from the camera and frame grabber. Cameras and frame grabbers should support at least 9600 baud. These signals are

- SerTFG—Differential pair with serial communications to the frame grabber.
- SerTC—Differential pair with serial communications to the camera.

The serial interface has the following characteristics:

- One start bit
- One stop bit
- No parity
- No handshaking

Frame grabber manufacturers must supply a software application programming interface (API) for using the asynchronous serial communication port. The software API provides functions used by a common DLL for managing serial communication. See Section 8.0 for the required software API.

Additionally, it is recommended that frame grabber manufacturers supply a user interface. The user interface should consist of a terminal program with minimal capabilities of sending and receiving a character string and sending a file of bytes.

#### 2.4.2 Camera Link Lite

One LVDS pair is allocated for asynchronous serial communication from frame grabber to camera. The asynchronous serial communication from camera to frame grabber will be allocated in a LVDS pair for signal data.

For more information on image data bit allocations, see Section 4 - Bit Allocation of the Channel Chip to the Connectors and Section 5 - Bit Assignments According to Configuration.

- SerTC –Differential pair with serial communications to the camera.
- SerTFG –Serial communications to the frame grabber. This signal is assigned on a differential pair with image data, see Bit Assignment. The transmission rate of SerTFG is not clock rate itself, this is according to the Baud rate setting in the camera.

The characteristics of the serial interface should be the same as the other configurations. See specifications of the Camera Link Interface Standard for more detail.

#### 2.4.3 Camera Link 80 bit

The communication configuration for Camera Link 80 bit is the same as those for Base/Medium/Full.

### 3.0 Port Assignments

As mentioned previously, the Camera Link interface has five configurations. Since a single Channel Link chip is limited to 28 bits, some cameras may require several chips in order to handle higher data rates and/or greater data widths.

The naming conventions for the various configurations are:

- Lite/Base Single Channel Link chip, single cable connector.
- Medium Two Channel Link chips, two cable connectors.
- Full/80 bit Three Channel Link chips, two cable connectors.

### 3.1 Port Definition - all Configurations

A port is defined as an 8-bit word. The Least Significant Bit (LSB) is bit 0, and the Most Significant Bit (MSB) is bit 7. The Camera Link interface utilizes the 8 ports of A–J. Table 3-1 shows the port assignment for the Lite, Base, Medium, and Full/80 bit Configurations.

Table 3-1: Port Assignments According to Configuration

Configuration	Ports Supported	Number of Chips	Number of Connectors
Lite	A, B (up to 10 bits only)	1	1
Base	A, B, C	1	1
Medium	A, B, C, D, E, F	2	2
Full	A, B, C, D, E, F, G, H	3	2
80 bit	A, B, C, D, E, F, G, H, I,	J 3	2

### 3.2 Camera Hardware Routing and Block Diagram

#### 3.2.1 Base, Medium, Full Configurations

Figure 3-1 shows the hardware routing for the Base, Medium, Full configurations. Figure 3-2 shows the block diagram for the Base, Medium and Full configurations.

**Camera Hardware Routing PC Memory** S6 8 bit: H0-H7 Port H BYTE 8 12 bit: D8-D11 S5 8 bit: G0-G7 S4 BYTE 7 Port G 12 bit: D0-D7 S3 8 bit: F0-F7 Port F BYTE 6 12 bit: C8-C11 8 bit: E0-E7 Port E BYTE 5 12 bit: C0-C7 ᆵ 8 bit: D0-D7 S2 Port D BYTE 4 12 bit: B8-B11 S1 Medium BYTE 3 Port C 8 bit: C0-C7 12 bit: B0-B7 BYTE 2 8 bit: B0-B7 12 bit: A8-A11

8 bit: A0-A7 12 bit: A0-A7

Figure 3-1: Data Routing for Base, Medium, and Full Configurations

BYTE 1

Port A




Figure 3-2: Block Diagram of Base, Medium, and Full Configuration

### 3.2.2 Lite Configurations

Figure 3-3 shows the hardware routing for the Lite configurations. Figure 3-4 shows the block diagram for the Lite configuration.

Figure 3-3: Data Routing for Lite Configurations






Figure 3-4: Block Diagram of Lite Configuration



### 3.2.3 80 bit Configurations

Figure 3-5 shows the hardware routing for the 80 bit, 10-tap/8-bit configuration and for the 80 bit, 10-tap/8-bit configuration. Figure 3-6 shows the hardware routing for the 80 bit, 8-tap/10-bit configurations. Figure 3-7 shows the block diagram for the 80 bit, 8-tap/10-bit configuration.

Figure 3-5: Data Routing for 80 bit Configurations



Frame Camera Z0 Z0 Grabber **Z**1 LVAL **Z**1 LVAL RXOUT ΣN Port G5 – G7, Port G5 - G7, **Z2** H, I, J **Z2** H, I, J CLKZ CLKZ STRB STRB Y0 Y0 LVAL • LVAL Y1 Y1 RxOUT NIX Port D2 – D7, E, F, G0 – G4 Port D2 – D7, G E, F, G0 – G4 **Y3** Y3 STRB CLKY STRB 90CR284 90CR283 MDR26M3 MDR26F MDR26F X0 X0 FVAL, LVAL FVAL, LVAL X1 RxOUT Ν×Ι Port A, B, C, -D0, D1 Port A, B, C, D0, D1 STRB CLKX STRB 90CR283 90CR284 Camera Camera Control 1, 2, 3, 4 Control 1, 2, 3, 4 SerTFG SerTC

Figure 3-6: Block Diagram of 80 bit, 10-tap/8-bit Configuration




Figure 3-7: Block Diagram of 80 bit, 8-tap/10-bit Configuration

Camera Link Specification – v2.0

# 4.0 Bit Allocation of the Channel Link Chip to the Connectors

### 4.1 Bit Allocation for Base, Medium and Full Configurations

The following tables lists the channel link chip pin assignments for the Base, Medium and Full Camera Link interfaces.

Table 4-1: Base, Medium and Full Camera Link Bit Allocations

Pin-Name	Chip X Signal	Chip Y Signal	Chip Z Signal
TxCLK Out/ TxCLK In	Strobe	Strobe	Strobe
TX/RX24	LVAL	LVAL	LVAL
TX/RX25	FVAL	FVAL	FVAL
TX/RX26	DVAL	DVAL	DVAL
TX/RX23	Spare	Spare	Spare
TX/RX0	PortA0	PortD0	PortG0
TX/RX1	PortA1	PortD1	PortG1
TX/RX2	PortA2	PortD2	PortG2
TX/RX3	PortA3	PortD3	PortG3
TX/RX4	PortA4	PortD4	PortG4
TX/RX6	PortA5	PortD5	PortG5
TX/RX27	PortA6	PortD6	PortG6
TX/RX5	PortA7	PortD7	PortG7
TX/RX7	PortB0	PortE0	PortH0
TX/RX8	PortB1	PortE1	PortH1
TX/RX9	PortB2	PortE2	PortH2
TX/RX12	PortB3	PortE3	PortH3
TX/RX13	PortB4	PortE4	PortH4
TX/RX14	PortB5	PortE5	PortH5
TX/RX10	PortB6	PortE6	PortH6
TX/RX11	PortB7	PortE7	PortH7
TX/RX15	PortC0	PortF0	
TX/RX18	PortC1	PortF1	
TX/RX19	PortC2	PortF2	
TX/RX20	PortC3	PortF3	
TX/RX21	PortC4	PortF4	
TX/RX22	PortC5	PortF5	
TX/RX16	PortC6	PortF6	
TX/RX17	PortC7	PortF7	

### 4.2 Bit Allocation for the 80-Bit, 10-tap/8-bit Configuration

The following tables lists the channel link chip pin assignments for the 80-bit, 10-tap/8-bit Camera Link interface.

Table 4-2: 80-bit, 10-tap/8-bit Camera Link Bit Allocations

Pin-Name	Chip X Signal	Chip Y Signal	Chip Z Signal
TxCLK Out/ TxCLK In	Strobe	Strobe	Strobe
TX/RX0	Port A0	Port D2	Port G5
TX/RX1	Port A1	Port D3	Port G6
TX/RX2	Port A2	Port D4	Port G7
TX/RX3	Port A3	Port D5	Port H0
TX/RX4	Port A4	Port D6	Port H1
TX/RX5	Port A5	Port D7	Port H2
TX/RX6	Port A6	Port E0	Port H3
TX/RX7	Port A7	Port E1	Port H4
TX/RX8	Port B0	Port E2	Port H5
TX/RX9	Port B1	Port E3	Port H6
TX/RX10	Port B2	Port E4	Port H7
TX/RX11	Port B3	Port E5	Port I0
TX/RX12	Port B4	Port E6	Port I1
TX/RX13	Port B5	Port E7	Port I2
TX/RX14	Port B6	Port F0	Port I3
TX/RX15	Port B7	Port F1	Port I4
TX/RX16	Port C0	Port F2	Port I5
TX/RX17	Port C1	Port F3	Port I6
TX/RX18	Port C2	Port F4	Port I7
TX/RX19	Port C3	Port F5	Port J0
TX/RX20	Port C4	Port F6	Port J1
TX/RX21	Port C5	Port F7	Port J2
TX/RX22	Port C6	Port G0	Port J3
TX/RX23	Port C7	Port G1	Port J4
TX/RX24	LVAL	Port G2	Port J5
TX/RX25	FVAL	Port G3	Port J6
TX/RX26	Port D0	Port G4	Port J7
TX/RX27	Port D1	LVAL	LVAL

### 4.3 Bit Allocation for the 80-Bit, 8-tap/10-bit Configuration

The following tables lists the channel link chip pin assignments for the 80-bit, 8-tap/10-bit Camera Link interface.

Table 4-3: 80-bit, 8-tap/10-bit Camera Link Bit Allocations

Pin-Name	Chip X Signal	Chip Y Signal	Chip Z Signal
TxCLK Out/ TxCLK In	Strobe	Strobe	Strobe
TX/RX0	Port A0	Port D0	Port G0
TX/RX1	Port A1	Port D1	Port G1
TX/RX2	Port A2	Port D2	Port G2
TX/RX3	Port A3	Port D3	Port G3
TX/RX4	Port A4	Port D4	Port G4
TX/RX6	Port A5	Port D5	Port G5
TX/RX27	Port A6	Port D6	Port G6
TX/RX5	Port A7	Port D7	Port G7
TX/RX7	Port B0	Port E0	Port H0
TX/RX8	Port B1	Port E1	Port H1
TX/RX9	Port B2	Port E2	Port H2
TX/RX12	Port B3	Port E3	Port H3
TX/RX13	Port B4	Port E4	Port H4
TX/RX14	Port B5	Port E5	Port H5
TX/RX10	Port B6	Port E6	Port H6
TX/RX11	Port B7	Port E7	Port H7
TX/RX15	Port C0	Port F0	Port I5
TX/RX18	Port C1	Port F1	Port I6
TX/RX19	Port C2	Port F2	Port I7
TX/RX20	Port C3	Port F3	Port J0
TX/RX21	Port C4	Port F4	Port J1
TX/RX22	Port C5	Port F5	Port J2
TX/RX16	Port C6	Port F6	Port J3
TX/RX17	Port C7	Port F7	Port J4
TX/RX24	LVAL	LVAL	LVAL
TX/RX25	FVAL	Port I2	Port J5
TX/RX26	Port I0	Port I3	Port J6
TX/RX23	Port I1	Port I4	Port J7

### 4.4 Bit Allocation for the Lite Configuration

The following tables lists the channel link chip pin assignments for the Lite Camera Link interface.

Table 4-4: Lite Camera Link Bit Allocations

Pin-Name	Chip X Signals		
	8-bit	10-bit	
TxCLK Out/ TxCLK In	Strobe	Strobe	
TX/RX24	LVAL	LVAL	
TX/RX25	FVAL	FVAL	
TX/RX26	DVAL	DVAL	
TX/RX22	SerTFG	SerTFG	
TX/RX0	PortA0	PortA0	
TX/RX1	PortA1	PortA1	
TX/RX2	PortA2	PortA2	
TX/RX3	PortA3	PortA3	
TX/RX4	PortA4	PortA4	
TX/RX6	PortA5	PortA5	
TX/RX20	PortA6	PortA6	
TX/RX21	PortA7	PortA7	
TX/RX7		PortB0	
TX/RX19		PortB1	

### 5.0 Bit Assignments According to Configuration

This section shows the assignments of the data to the channel chips for the various configurations.

### 5.1 Bit Assignments for Base Configuration

Table 5-1 shows the bit assignments for Base Camera Link configurations.

Table 5-1: Bit assignments for base configuration

Port/bit	8-bit x 1~3*	10-bit x 1~2	12-bit x 1~2	14-bit x 1	16-bit x 1	24-bit RGB
Port A0	A0	A0	A0	A0	A0	R0
Port A1	A1	A1	A1	A1	A1	R1
Port A2	A2	A2	A2	A2	A2	R2
Port A3	A3	A3	A3	A3	A3	R3
Port A4	A4	A4	A4	A4	A4	R4
Port A5	A5	A5	A5	A5	A5	R5
Port A6	A6	A6	A6	A6	A6	R6
Port A7	A7	A7	A7	A7	A7	R7
Port B0	B0	A8	A8	A8	A8	G0
Port B1	B1	A9	A9	A9	A9	G1
Port B2	B2	Nc	A10	A10	A10	G2
Port B3	B3	Nc	A11	A11	A11	G3
Port B4	B4	B8	B8	A12	A12	G4
Port B5	B5	B9	B9	A13	A13	G5
Port B6	B6	Nc	B10	nc	A14	G6
Port B7	B7	Nc	B11	nc	A15	G7
Port C0	C0	B0	B0	nc	nc	B0
Port C1	C1	B1	B1	nc	nc	B1
Port C2	C2	B2	B2	nc	nc	B2
Port C3	C3	B3	B3	nc	nc	B3
Port C4	C4	B4	B4	nc	nc	B4
Port C5	C5	B5	B5	nc	nc	B5
Port C6	C6	B6	B6	nc	nc	B6
Port C7	C7	B7	B7	nc	nc	B7

<sup>\*</sup>If only using a single channel, use Port A. If using two channels, use Port A and B.

### **5.2 Bit Assignment for Medium Configuration**

Table 5-2 shows the bit assignments for Medium Camera Link configurations.

Table 5-2: Bit assignments for medium configuration

Port/bit	8-bit x 4	10-bit x 3~4	12-bit x 3~4	30-bit RGB	36-bit RGB
Port A0	A0	A0	A0	R0	R0
Port A1	A1	A1	A1	R1	R1
Port A2	A2	A2	A2	R2	R2
Port A3	A3	A3	A3	R3	R3
Port A4	A4	A4	A4	R4	R4
Port A5	A5	A5	A5	R5	R5
Port A6	A6	A6	A6	R6	R6
Port A7	A7	A7	A7	R7	R7
Port B0	B0	A8	A8	R8	R8
Port B1	B1	A9	A9	R9	R9
Port B2	B2	nc	A10	nc	R10
Port B3	B3	nc	A11	nc	R11
Port B4	B4	B8	B8	B8	B8
Port B5	B5	B9	B9	B9	B9
Port B6	B6	nc	B10	nc	B10
Port B7	B7	nc	B11	nc	B11
Port C0	C0	B0	B0	B0	B0
Port C1	C1	B1	B1	B1	B1
Port C2	C2	B2	B2	B2	B2
Port C3	C3	B3	B3	B3	B3
Port C4	C4	B4	B4	B4	B4
Port C5	C5	B5	B5	B5	B5
Port C6	C6	B6	B6	B6	B6
Port C7	C7	B7	B7	B7	B7
Port D0	D0	D0	D0	nc	nc
Port D1	D1	D1	D1	nc	nc
Port D2	D2	D2	D2	nc	nc
Port D3	D3	D3	D3	nc	nc
Port D4	D4	D4	D4	nc	nc
Port D5	D5	D5	D5	nc	nc
Port D6	D6	D6	D6	nc	nc
Port D7	D7	D7	D7	nc	nc
Port E0	Nc	C0	C0	G0	G0
Port E1	Nc	C1	C1	G1	G1
Port E2	Nc	C2	C2	G2	G2
Port E3	Nc	C3	C3	G3	G3
Port E4	Nc	C4	C4	G4	G4
Port E5	Nc	C5	C5	G5	G5

Table 5-2: Bit assignments for medium configuration (Continued)

Port/bit	8-bit x 4	10-bit x 3~4	12-bit x 3~4	30-bit RGB	36-bit RGB
Port E6	Nc	C6	C6	G6	G6
Port E7	Nc	C7	C7	G7	G7
Port F0	Nc	C8	C8	G8	G8
Port F1	Nc	C9	C9	G9	G9
Port F2	Nc	nc	C10	nc	G10
Port F3	Nc	nc	C11	nc	G11
Port F4	Nc	D8	D8	nc	nc
Port F5	Nc	D9	D9	nc	nc
Port F6	Nc	nc	D10	nc	nc
Port F7	Nc	nc	D11	nc	nc

### 5.3 Bit Assignment for Full/80 bit Configuration

Table 5-3 shows the bit assignments for Full/80 bit Camera Link configurations.

Table 5-3: Bit assignments for full/80 bit configuration

Port/bit	8-bit x 8	Port/bit	8-bit x 8
Port A0	A0	Port E0	E0
Port A1	A1	Port E1	E1
Port A2	A2	Port E2	E2
Port A3	A3	Port E3	E3
Port A4	A4	Port E4	E4
Port A5	A5	Port E5	E5
Port A6	A6	Port E6	E6
Port A7	A7	Port E7	E7
Port B0	B0	Port F0	F0
Port B1	B1	Port F1	F1
Port B2	B2	Port F2	F2
Port B3	B3	Port F3	F3
Port B4	B4	Port F4	F4
Port B5	B5	Port F5	F5
Port B6	B6	Port F6	F6
Port B7	B7	Port F7	F7
Port C0	C0	Port G0	G0
Port C1	C1	Port G1	G1
Port C2	C2	Port G2	G2
Port C3	C3	Port G3	G3
Port C4	C4	Port G4	G4
Port C5	C5	Port G5	G5
Port C6	C6	Port G6	G6
Port C7	C7	Port G7	G7
Port D0	D0	Port H0	H0
Port D1	D1	Port H1	H1
Port D2	D2	Port H2	H2
Port D3	D3	Port H3	H3
Port D4	D4	Port H4	H4
Port D5	D5	Port H5	H5
Port D6	D6	Port H6	H6
Port D7	D7	Port H7	H7

# 5.4 Bit Assignments for 80 bit Configuration, 10-tap/8-bit mode

The 80 bit configuration supports moving 80 bits over the full Camera Link configuration. In this mode, extra signals not used by the Full configuration are re-purposed for carrying data signals.

Note: 80 bit mode was formally known as "Deca" configuration and "Full Plus" configuration. The Camera Link committee has formally adopted the name "80 bit" to cover all 80 bit configurations.

There are two versions of the 80 bit configuration mode, 10-tap/8-bit mode and 8-tap/10-bit mode. This section covers the 10-tap/8-bit mode. Section 5.5 covers 8-tap/10-bit mode.

Connector 1, Channel Link Chip X is shown in Table 5-4; Connector 2, Channel Link Chip Y is shown in Table 5-5; and Connector 2 - Channel Link Chip Z is shown Table 5-6.

Table 5-4: 10 tap/8 bit: Connector 1, Channel Link X

Port	Camera	Grabber	Signal
Port A0	TxIN0	RxOUT0	D0 Bit 0
Port A1	TxIN1	RxOUT1	D0 Bit 1
Port A2	TxIN2	RxOUT2	D0 Bit 2
Port A3	TxIN3	RxOUT3	D0 Bit 3
Port A4	TxIN4	RxOUT4	D0 Bit 4
Port A5	TxIN5	RxOUT5	D0 Bit 5
Port A6	TxIN6	RxOUT6	D0 Bit 6
Port A7	TxIN7	RxOUT7	D0 Bit 7 (MSB)
Port B0	TxIN8	RxOUT8	D1 Bit 0
Port B1	TxIN9	RxOUT9	D1 Bit 1
Port B2	TxIN10	RxOUT10	D1 Bit 2
Port B3	TxIN11	RxOUT11	D1 Bit 3
Port B4	TxIN12	RxOUT12	D1 Bit 4
Port B5	TxIN13	RxOUT13	D1 Bit 5
Port B6	TxIN14	RxOUT14	D1 Bit 6
Port B7	TxIN15	RxOUT15	D1 Bit 7 (MSB)
Port C0	TxIN16	RxOUT16	D2 Bit 0
Port C1	TxIN17	RxOUT17	D2 Bit 1
Port C2	TxIN18	RxOUT18	D2 Bit 2
Port C3	TxIN19	RxOUT19	D2 Bit 3
Port C4	TxIN20	RxOUT20	D2 Bit 4
Port C5	TxIN21	RxOUT21	D2 Bit 5
Port C6	TxIN22	RxOUT22	D2 Bit 6
Port C7	TxIN23	RxOUT23	D2 Bit 7 (MSB)
LVAL	TxIN24	RxOUT24	Line Valid
FVAL	TxIN25	RxOUT25	Frame Valid
Port D0	TxIN26	RxOUT26	D3 Bit 0
Port D1	TxIN27	RxOUT27	D3 Bit 1
Strobe	TxCLKIn	RxCLKOut	Pixel Clock

Table 5-5: 10 tap/8 bit: Connector 2, Channel Link Chip Y

Port	Camera	Grabber	Signal
Port D2	TxIN0	RxOUT0	D3 Bit 2
Port D3	TxIN1	RxOUT1	D3 Bit 3
Port D4	TxIN2	RxOUT2	D3 Bit 4
Port D5	TxIN3	RxOUT3	D3 Bit 5
Port D6	TxIN4	RxOUT4	D3 Bit 6
Port D7	TxIN5	RxOUT5	D3 Bit 7 (MSB)
Port E0	TxIN6	RxOUT6	D4 Bit 0
Port E1	TxIN7	RxOUT7	D4 Bit 1
Port E2	TxIN8	RxOUT8	D4 Bit 2
Port E3	TxIN9	RxOUT9	D4 Bit 3
Port E4	TxIN10	RxOUT10	D4 Bit 4
Port E5	TxIN11	RxOUT11	D4 Bit 5
Port E6	TxIN12	RxOUT12	D4 Bit 6
Port E7	TxIN13	RxOUT13	D4 Bit 7 (MSB)
Port F0	TxIN14	RxOUT14	D5 Bit 0
Port F1	TxIN15	RxOUT15	D5 Bit 1
Port F2	TxIN16	RxOUT16	D5 Bit 2
Port F3	TxIN17	RxOUT17	D5 Bit 3
Port F4	TxIN18	RxOUT18	D5 Bit 4
Port F5	TxIN19	RxOUT19	D5 Bit 5
Port F6	TxIN20	RxOUT20	D5 Bit 6
Port F7	TxIN21	RxOUT21	D5 Bit 7 (MSB)
Port G0	TxIN22	RxOUT22	D6 Bit 0
Port G1	TxIN23	RxOUT23	D6 Bit 1
Port G2	TxIN24	RxOUT24	D6 Bit 2
Port G3	TxIN25	RxOUT25	D6 Bit 3
Port G4	TxIN26	RxOUT26	D6 Bit 4
LVAL	TxIN27	RxOUT27	Line Valid
Strobe	TxCLKIn	RxCLKOut	Pixel Clock

Table 5-6: 10 tap/8 bit: Connector 2, Channel Link Chip Z

Port	Camera	Grabber	Signal
Port G5	TxIN0	RxOUT0	D6 Bit 5
Port G6	TxIN1	RxOUT1	D6 Bit 6
Port G7	TxIN2	RxOUT2	D6 Bit 7 (MSB)
Port H0	TxIN3	RxOUT3	D7 Bit 0
Port H1	TxIN4	RxOUT4	D7 Bit 1
Port H2	TxIN5	RxOUT5	D7 Bit 2
Port H3	TxIN6	RxOUT6	D7 Bit 3
Port H4	TxIN7	RxOUT7	D7 Bit 4
Port H5	TxIN8	RxOUT8	D7 Bit 5
Port H6	TxIN9	RxOUT9	D7 Bit 6
Port H7	TxIN10	RxOUT10	D7 Bit 7 (MSB)
Port I0	TxIN11	RxOUT11	D8 Bit 0
Port I1	TxIN12	RxOUT12	D8 Bit 1
Port I2	TxIN13	RxOUT13	D8 Bit 2
Port I3	TxIN14	RxOUT14	D8 Bit 3
Port I4	TxIN15	RxOUT15	D8 Bit 4
Port I5	TxIN16	RxOUT16	D8 Bit 5
Port I6	TxIN17	RxOUT17	D8 Bit 6
Port I7	TxIN18	RxOUT18	D8 Bit 7 (MSB)
Port J0	TxIN19	RxOUT19	D9 Bit 0
Port J1	TxIN20	RxOUT20	D9 Bit 1
Port J2	TxIN21	RxOUT21	D9 Bit 2
Port J3	TxIN22	RxOUT22	D9 Bit 3
Port J4	TxIN23	RxOUT23	D9 Bit 4
Port J5	TxIN24	RxOUT24	D9 Bit 5
Port J6	TxIN25	RxOUT25	D9 Bit 6
Port J7	TxIN26	RxOUT26	D9 Bit 7 (MSB)
LVAL	TxIN27	RxOUT27	Line Valid
Strobe	TxCLKIn	RxCLKOut	Pixel Clock

## 5.5 Bit Assignments for 80 bit Configuration, 8-tap/10-bit mode

This section covers the 8-tap/10-bit version of the 80 bit configuration.

Connector 1, Channel Link Chip X is shown in Table 5-7; Connector 2, Channel Link Chip Y is shown in Table 5-8; and Connector 2, Channel Link Chip Z is shown in Table 5-9.

Table 5-7: 8-tap/10 bit: Connector 1, Channel Link Chip X

Port	Camera	Grabber	Signal
Port A0	TxIN0	RxOUT0	D0 Bit 2
Port A1	TxIN1	RxOUT1	D0 Bit 3
Port A2	TxIN2	RxOUT2	D0 Bit 4
Port A3	TxIN3	RxOUT3	D0 Bit 5
Port A4	TxIN4	RxOUT4	D0 Bit 6
Port A5	TxIN6	RxOUT6	D0 Bit 7
Port A6	TxIN27	RxOUT27	D0 Bit 8
Port A7	TxIN5	RxOUT5	D0 Bit 9 (MSB)
Port B0	TxIN7	RxOUT7	D1 Bit 2
Port B1	TxIN8	RxOUT8	D1 Bit 3
Port B2	TxIN9	RxOUT9	D1 Bit 4
Port B3	TxIN12	RxOUT12	D1 Bit 5
Port B4	TxIN13	RxOUT13	D1 Bit 6
Port B5	TxIN14	RxOUT14	D1 Bit 7
Port B6	TxIN10	RxOUT10	D1 Bit 8
Port B7	TxIN11	RxOUT11	D1 Bit 9 (MSB)
Port C0	TxIN15	RxOUT15	D2 Bit 2
Port C1	TxIN18	RxOUT18	D2 Bit 3
Port C2	TxIN19	RxOUT19	D2 Bit 4
Port C3	TxIN20	RxOUT20	D2 Bit 5
Port C4	TxIN21	RxOUT21	D2 Bit 6
Port C5	TxIN22	RxOUT22	D2 Bit 7
Port C6	TxIN16	RxOUT16	D2 Bit 8
Port C7	TxIN17	RxOUT17	D2 Bit 9 (MSB)
LVAL	TxIN24	RxOUT24	Line Valid
FVAL	TxIN25	RxOUT25	Frame Valid
Port I0	TxIN26	RxOUT26	D0 Bit 0
Port I1	TxIN23	RxOUT23	D0 Bit 1
Strobe	TxCLKIn	RxCLKOut	Pixel Clock

Table 5-8: 8-tap/10 bit: Connector 2, Channel Link Chip Y

Port	Camera	Grabber	Signal
Port D0	TxIN0	RxOUT0	D3 Bit 2
Port D1	TxIN1	RxOUT1	D3 Bit 3
Port D2	TxIN2	RxOUT2	D3 Bit 4
Port D3	TxIN3	RxOUT3	D3 Bit 5
Port D4	TxIN4	RxOUT4	D3 Bit 6
Port D5	TxIN6	RxOUT6	D3 Bit 7
Port D6	TxIN27	RxOUT27	D3 Bit 8
Port D7	TxIN5	RxOUT5	D3 Bit 9 (MSB)
Port E0	TxIN7	RxOUT7	D4 Bit 2
Port E1	TxIN8	RxOUT8	D4 Bit 3
Port E2	TxIN9	RxOUT9	D4 Bit 4
Port E3	TxIN12	RxOUT12	D4 Bit 5
Port E4	TxIN13	RxOUT13	D4 Bit 6
Port E5	TxIN14	RxOUT14	D4 Bit 7
Port E6	TxIN10	RxOUT10	D4 Bit 8
Port E7	TxIN11	RxOUT11	D4 Bit 9 (MSB)
Port F0	TxIN15	RxOUT15	D5 Bit 2
Port F1	TxIN18	RxOUT18	D5 Bit 3
Port F2	TxIN19	RxOUT19	D5 Bit 4
Port F3	TxIN20	RxOUT20	D5 Bit 5
Port F4	TxIN21	RxOUT21	D5 Bit 6
Port F5	TxIN22	RxOUT22	D5 Bit 7
Port F6	TxIN16	RxOUT16	D5 Bit 8
Port F7	TxIN17	RxOUT17	D5 Bit 9 (MSB)
LVAL	TxIN24	RxOUT24	Line Valid
Port I2	TxIN25	RxOUT25	D1 Bit 0
Port I3	TxIN26	RxOUT26	D1 Bit 1
Port I4	TxIN23	RxOUT23	D2 Bit 0
Strobe	TxCLKIn	RxCLKOut	Pixel Clock

Table 5-9: 8-tap/10 bit: Connector 2, Channel Link Chip Z

Port	Camera	Grabber	Signal
Port G0	TxIN0	RxOUT0 D6 Bit 2	
Port G1	TxIN1	RxOUT1	D6 Bit 3
Port G2	TxIN2	RxOUT2	D6 Bit 4
Port G3	TxIN3	RxOUT3	D6 Bit 5
Port G4	TxIN4	RxOUT4	D6 Bit 6
Port G5	TxIN6	RxOUT6	D6 Bit 7
Port G6	TxIN27	RxOUT27	D6 Bit 8
Port G7	TxIN5	RxOUT5	D6 Bit 9 (MSB)
Port H0	TxIN7	RxOUT7	D7 Bit 2
Port H1	TxIN8	RxOUT8	D7 Bit 3
Port H2	TxIN9	RxOUT9	D7 Bit 4
Port H3	TxIN12	RxOUT12	D7 Bit 5
Port H4	TxIN13	RxOUT13	D7 Bit 6
Port H5	TxIN14	RxOUT14	D7 Bit 7
Port H6	TxIN10	RxOUT10	D7 Bit 8
Port H7	TxIN11	RxOUT11	D7 Bit 9 (MSB)
Port I5	TxIN15	RxOUT15	D2 Bit 1
Port I6	TxIN18	RxOUT18	D3 Bit 0
Port I7	TxIN19	RxOUT19	D3 Bit 1
Port K0	TxIN20	RxOUT20	D4 Bit 0
Port K1	TxIN21	RxOUT21	D4 Bit 1
Port K2	TxIN22	RxOUT22	D5 Bit 0
Port K3	TxIN16	RxOUT16	D5 Bit 1
Port K4	TxIN17	RxOUT17	D6 Bit 0
LVAL	TxIN24	RxOUT24	Line Valid
Port K5	TxIN25	RxOUT25	D6 Bit 1
Port K6	TxIN26	RxOUT26	D7 Bit 0
Port K7	TxIN23	RxOUT23	D7 Bit 1
Strobe	TxCLKIn	RxCLKOut	Pixel Clock

## 6.0 Camera Link Connections

## 6.1 Camera Link Cable Pinout For Base, Medium, Full and 80 bit Configurations

Table 6-1 show the assignment of signals to pins for the different Camera Link configurations.

Table 6-1: MDR-26, HDR-26 and SDR-26 Connector Assignments

Cable Name	e Base Configuration (with Camera Control and Serial Communications)		Medium, Full and 80 Bit Configurations			
	Camera Connector	Frame Grabber Connector	Channel Link Signal	Camera Connector	Frame Grabber Connector	Channel Link Signal
Inner Shield	1	1	inner shield	1	1	inner shield
Inner Shield	14	14	inner shield	14	14	inner shield
PAIR1-	2	25	X0-	2	25	Y0-
PAIR1+	15	12	X0+	15	12	Y0+
PAIR2-	3	24	X1-	3	24	Y1-
PAIR2+	16	11	X1+	16	11	Y1+
PAIR3-	4	23	X2-	4	23	Y2-
PAIR3+	17	10	X2+	17	10	Y2+
PAIR4-	5	22	Xclk-	5	22	Yclk-
PAIR4+	18	9	Xclk+	18	9	Yclk+
PAIR5-	6	21	X3-	6	21	Y3-
PAIR5+	19	8	X3+	19	8	Y3+
PAIR6+	7	20	SerTC+	7	20	100 Ω
PAIR6-	20	7	SerTC-	20	7	terminated
PAIR7-	8	19	SerTFG-	8	19	Z0-
PAIR7+	21	6	SerTFG+	21	6	Z0+
PAIR8-	9	18	CC1-	9	18	Z1-
PAIR8+	22	5	CC1+	22	5	Z1+
PAIR9+	10	17	CC2+	10	17	Z2-
PAIR9-	23	4	CC2-	23	4	Z2+
PAIR10-	11	16	CC3-	11	16	Zclk-
PAIR10+	24	3	CC3+	24	3	Zclk+
PAIR11+	12	15	CC4+	12	15	Z3-
PAIR11-	25	2	CC4-	25	2	Z3+
Inner Shield	13	13	inner shield	13	13	inner shield
Inner Shield	26	26	inner shield	26	26	inner shield

## 6.2 Shielding Recommendations

The outer shield of the cable is tied to the connector shell. It is recommended that the inner shell be tied to digital ground in cameras and tied through a resister to digital ground in the frame grabbers. It is recommended that a  $0~\Omega$  resistor be installed in the factory. If necessary, that

resistor can be removed in the field and replaced with a high-value resistor and parallel capacitor. Unused pairs should be terminated to  $100 \Omega$  at their respective ends of the cable.

Note: All pairs are individually shielded with aluminum foil. Pair shields are wrapped aluminum out and are in contact with four internal drains (digital ground). Outer braid and foil (chassis ground) are isolated from inner drains (digital ground).

## 7.0 Chipset Criteria

Camera Link uses 28-bit Channel Link chips manufactured by National Semiconductor. Because of potential interface issues, chips that use a similar technology, such as Flatlink by Texas Instruments and Panel Link by Silicon Image, may not be compatible with the Camera Link interface. Receivers and drivers with different operating frequencies will interoperate over the frequency range that both support. Table 7-1 lists some compatible National Semiconductor parts.

Table 7-1: Compatible National Semiconductor Parts

Product	Supply Voltage	Speed	Status
DS90CR285	3.3 V	66 MHz	Current Product
DS90CR286A	3.3 V	66 MHz	Current Product
DS90CR287	3.3 V	85 MHz	Current Product
DS90CR288A	3.3 V	85 MHz	Current Product
DS90CR281	5 V	40 MHz	Legacy
DS90CR282	5 V	40 MHz	Legacy
DS90CR283	5 V	66 MHz	Legacy
DS90CR284	5 V	66 MHz	Legacy
DS90CR286	3.3 V	66 MHz	Legacy
DS90CR288	3.3 V	75 MHz	Legacy

The pinout of the MDR 26 connector was chosen for optimal PWB trace routing using an LVDS driver/receiver pair for camera control signals. The following are the recommended National Semiconductor parts for the pair:

Transmitter: DS90LV047, 3.3 VReceiver: DS90LV048, 3.3 V

## 8.0 Serial Communications API

A consistent, known API for asynchronous serial reading and writing allows camera vendors to write a frame grabber-independent, camera-specific configuration utility. The following API offers a solution for camera vendors that is easy for frame grabber manufacturers to implement, regardless of the actual implementation methods used for asynchronous serial communication.

This specification defines two APIs. Camera manufacturers use one API to create frame-grabber-independent camera configuration utilities. The other API provides the manufacturer-specific implementation of the serial communication functionality. Frame grabber manufacturers must provide this API.

## 8.1 Functionality

All camera control applications call into a single middleware DLL. The name of the DLL is always "clallserial.dll" no matter whether the DLL is built for Win32 or Win64 applications.


For 32-bit Windows "clallserial.dll" must be installed in %ProgramFiles%\CameraLink\Serial. This directory must be added to the PATH environment variable.

NOTE: Make sure that the directory is only added to the PATH once.

For 64-bit Windows the Win64 version of "clallserial.dll" should be in %ProgramFiles%\CameraLink\Serial, whereas the Win32 version should be in %ProgramFiles(x86)%\CameraLink\Serial. Both directories must be added to the PATH environment variable. This allows a 32 bit application to run on a 64 bit OS.

NOTE: Windows will make sure to load either the Win32 or the Win64 version of the DLL depending on the application being built for Win32 or Win64.

This DLL dynamically loads the DLL file(s) specific to the frame grabber(s) the application references. It then routes all calls to that DLL file. Figure 8-1 shows the hierarchy.



In order to simplify interfacing between applications and the serial DLLs, an import library is available for C/C++, and type library resource information is available in the DLL file for Visual Basic.

When "clallserial.dll" loads, it will search for the "clserxxx.dll" in a directory found via the following registry entries:

For 32-bit Windows the "clserxxx.dll" should be in the directory defined in the registry key: HKEY\_LOCAL\_MACHINE\software\cameralink. This key contains a value named "CLSERIALPATH" with type string (REG\_SZ) which contains the actual path to the directory. The path should be: %ProgramFiles%\CameraLink\Serial. If the key/value already exist and point to a different location this location must be used.

For 64-bit Windows the Win64 version of "clserxxx.dll" should be in the directory defined in the registry key: HKEY\_LOCAL\_MACHINE\software\cameralink. This key contains a value named "CLSERIALPATH" with type string (REG\_SZ) which contains the actual path to the directory. The path should be %ProgramFiles%\CameraLink\Serial. If the key/value already exist and point to a different location this location must be used. You must not change any existing value.

For 64-bit Windows the Win32 version of "clserxxx.dll" should be in the directory defined in the registry key: HKEY LOCAL MACHINE\software\Wow6432Node\cameralink.

NOTE: "clallserial.dll" always uses HKEY\_LOCAL\_MACHINE\software\cameralink to retrieve the "clserxxx.dll". The Windows Registry Redirector makes sure that the application sees only one of the two registry entries depending on the application being built for Win32 or Win64.

This key contains a value named "CLSERIALPATH" with type string (REG\_SZ) which contains the actual path to the directory. The path should be %ProgramFiles(x86)%\CameraLink\Serial. If the key/value already exist and point to a different location this location must be used. You must not change any existing value.

If the keys/values/directories do not exist they must be created. See Section 8.1.2 for details.

After locating the files, "clallserial.dll" dynamically loads and queries each one for the manufacturer name and port names. It returns a complete system-wide list of Camera Link serial ports to the application. The required manufacturer-specific DLL files are loaded, and "clallserial.dll" manages passing the application calls to the appropriate DLL for the port specified by the application.

All camera and frame grabber manufacturers are free to distribute "clallserial.dll".

#### 8.1.1 Features

The following are features of the current Camera Link standard for serial communication:

- Simultaneous, multi-port (including cross vendor) access
- Support for binary or text-based data transfers
- Common API across vendors
- Common error codes across vendors
- Common error text across vendors
- Strict, well-defined behavior of all functions in specification

- Openness to vendor-specific error codes and text
- Ability to enumerate ports on system
- Inquireable/adjustable baud rate for ports
- Win32 and Win64 support (open source for port to other platforms)
- C/C++ support through import library
- VisualBasic support through type library
- Backward compatibility with October 2000 Camera Link specification
- Standard default communication settings for serial port
- Thread safety

## 8.1.2 Requirements and Recommendations

This section outlines requirements and recommendations for frame grabber companies and camera companies.

## 8.1.2.1 Frame Grabber Companies

In order to comply with the Camera Link standard, frame grabbers companies must fulfill the following requirements:

In order to comply with the Camera Link standard, frame grabbers companies must fulfill the following requirements:

- Provide "clserxxx.dll" to implement all functions listed in Table 8-4.
- Ensure that "clserxxx.dll" is thread safe.
- Frame grabber driver installer should install to the directory specified by the keys specified in Section 8.1.
- On 32 bit operating systems only install "clserxxx.dll".
- On 64 bit operating systems install the Win64 version of the "clserxxx.dll". If the underlying frame grabber hardware supports running a 32 bit application on a 64 bit operating system, then also install the Win32 version of the "clserxxx.dll".

The following are recommendations for frame grabber companies:

- Serial port should be accessible by one process while another process controls the acquisition portion of the frame grabber.
- Any configuration capture utility developed for a Camera Link board should leave the serial port available for a camera control utility to access.

## 8.1.2.2 Camera Companies

The following are recommendations for camera companies:

- Camera control utilities should be refactored to take advantage of the API defined in Table 8-3 and Table 8-4.
- Camera control utility should release the port by calling clserialclose when the port is

not in use.

## 8.2 C Interface to "clallserial.dll"

An import library, "clallserial.lib", and header file, "clallserial.h", for "clallserial.dll" provides the functions shown in Table 8-1 and Table 8-2 which can be called from a C/C++ program.

Table 8-1: Serial interface specification

Name	Prototype	
clFlushPort	INT32stdcall clFlushPort (hSerRef serialRef)	
clGetErrorText	INT32stdcall clGetErrorText (const INT8* manuName, INT32 errorCode, INT8* errorText, UINT32* errorTextSize)	
clGetNumPorts	INT32stdcall clGetNumPorts (UINT32* numPorts)	
clGetNumBytesAvail	INT32stdcall clGetNumBytesAvail (hSerRef serialRef, UINT32* numBytes)	
clGetPortInfo	INT32stdcall clGetPortInfo (UINT32 serialIndex, INT8* manufacturerName, UINT32* nameBytes, INT8* portID, UINT32* IDBytes, UINT32* version)	
clGetSupportedBaudRates	INT32stdcall clGetSupportedBaudRates (hSerRef serialRef, UINT32* baudRates)	
clSerialClose	voidstdcall clSerialClose (hSerRef serialRef)	
clSerialInit	INT32stdcall clSerialInit (UINT32 serialIndex, hSerRef* serialRefPtr)	
clSerialRead	INT32stdcall clSerialRead (hSerRef serialRef, INT8* buffer, UINT32* numBytes, UINT32 serialTimeout)	
clSerialWrite	INT32stdcall clSerialWrite (hSerRef serialRef, INT8* buffer, UINT32* bufferSize, UINT32 serialTimeout)	
clSetBaudRate	INT32stdcall clSetBaudRate (hSerRef serialRef, UINT32 baudRate)	

Datatype definitions on Windows operating systems are shown in Figure 8-2

Table 8-2: Type definitions

Defined Data Type	Win 32 Type
hSerRef	void*
INT32	Int
UINT32	unsigned int
INT8	Char

## 8.3 Visual Basic Interface to "clallserial.dll"

A Visual Basic type library provides the functions in Table 8-3 for Visual Basic applications.

Table 8-3: Visual Basic Interface

Name	Prototype	
clFlushPort	clFlushPort (serialReference As Long) As Long	
clGetErrorText	clGetErrorText (manuName As String, errorCode As Long, errorText As String, errorTextSize As Long) As Long	
clGetNumBytesAvail	clGetNumBytesAvail (serialReference As Long, numBytes As Long) As Long	
clGetNumPorts	clGetNumPorts (numPorts As Long) As Long	
clGetPortInfo	clGetPortInfo (serialIndex As Long, manufacturerName As String, nameBytes As Long, portID As String, IDBytes As Long, version As Long) As Long	
clGetSupportedBaudRates	clGetSupportedBaudRates(serialRef As Long, baudRates As Long) As Long	
clSerialClose	clSerialClose(serialReference As Long) As Any	
clSerialInit	clSerialInit(serialIndex As Long, serialReference As Long) As Long	
clSerialRead	clSerialRead(serialReference As Long, readBuffer As String, numBytes As Long, serialTimeout As Long) As Long	
clSerialWrite	clSerialWrite(serialReference As Long, writeBuffer As String, bufferSize As Long, serialTimeout As Long) As Long	
clSetBaudRate	clSetBaudRate(serialRef As Long, baudRate As Long) As Long	

## 8.4 The Manufacturer DLL "clserxxx.dll"

Table 8-4 outlines the functions a frame-grabber-specific manufacturer DLL should provide according to the listed prototypes and calling conventions.

Table 8-4: "clserxxx.dll"

Name	Prototype	
clFlushPort	INT32cdecl clFlushPort (hSerRef serialRef)	
clGetErrorText	INT32cdecl clGetErrorText (INT32 errorCode, INT8* errorText, UINT32* errorTextSize)	
clGetManufacturerInfo	INT32cdecl clGetManufacturerInfo INT8* ManufacturerName, UINT32* bufferSize, UINT32* version)	
clGetNumBytesAvail	INT32cdecl clGetNumBytesAvail (hSerRef serialRef, UINT32* numBytes)	
clGetNumSerialPorts	INT32cdecl clGetNumSerialPorts (UINT32* numSerialPorts)	
clGetSerialPortIdentifier	INT32cdecl clGetSerialPortIdentifier (UINT32 serialIndex, INT8* portID, UINT32* bufferSize)	
clGetSupportedBaudRates	INT32cdecl clGetSupportedBaudRates (hSerRef serialRef, UINT32* baudRates)	
clSerialClose	voidcdecl clSerialClose (hSerRef serialRef)	
clSerialInit	INT32cdecl clSerialInit (UINT32 serialIndex, hSerRef* serialRefPtr)	
clSerialRead	INT32cdecl clSerialRead (hSerRef serialRef, INT8* buffer, UINT32* numBytes, UINT32 serialTimeout)	

Table 8-4: "clserxxx.dll" (Continued)

Name	Prototype
	INT32cdecl clSerialWrite (hSerRef serialRef, INT8* buffer, UINT32* bufferSize, UINT32 serialTimeout)
clSetBaudRate	INT32cdecl clSetBaudRate (hSerRef serialRef, UINT32 baudRate)

# 9.0 Serial Communication API Function Reference

This chapter is a provides a detailed listing of each serial API function and its associated parameters and return values.

## 9.1 clFlushPort

## **Format**

INT32 clFlushPort (hSerRef serialRef)

## **Purpose**

This function discards any bytes that are available in the input buffer. This function is required for <code>clserxxx.dll</code> and is available from <code>clallserial.dll</code>.

#### **Parameters**

Name	Direction	Description
serialRef	input	The value obtained by the
		clSerialInit function that describes the port to be flushed.

## **Return Value**

At completion, this function returns one of the following status codes:

CL\_ERR\_NO\_ERR CL\_ERR\_INVALID\_REFERENCE

## 9.2 clGetErrorText

#### **Format**

## **Purpose**

This function converts an error code to error text for display in a dialog box or in a standard I/O window. This function is required for clserxxx.dll and is available from clallserial.dll.

NOTE: clGetErrorText first looks for the error code in clallserial.dll. If the error code is not found in clallserial.dll, it is not a standard Camera Link error. clGetErrorText then passes the error code to the manufacturer-specific DLL, which returns the manufacturer-specific error text.

#### **Parameters**

Name	Direction	Description
manufacturerName	input	The manufacturer name in a NULL- terminated buffer. Manufacturer name is returned from clGetPortInfo.
errorCode	input	The error code used to find the appropriate error text. An error code is returned by every function in this library.
errorText	output	A caller-allocated buffer which contains the NULL-terminated error text on function return.
errorTextSize	input/output	On success, contains the number of bytes written into the buffer, including the NULL-termination character. This value should be the size in bytes of the error text buffer passed in. On CL_ERR_BUFFER_TOO_SMALL, contains the size of the buffer needed to write the error text.

## **Return Value**

On completion, this function returns one of the following status codes:

CL ERR NO ERR

CL ERR MANU DOES NOT EXIST

CL ERR BUFFER TOO SMALL

CL\_ERR\_ERROR\_NOT\_FOUND

## 9.3 clGetManufacturerInfo

## **Format**

INT32 clGetManufacturerInfo (INT8\* manufacturerName; UINT32\* bufferSize UINT32\* version);

## **Purpose**

This function returns the name of the frame grabber manufacturer who created the DLL and the version of the Camera Link specifications with which the DLL complies. This function is required for clserxxx.dll.

#### **Parameters**

Name	Direction	Description
manufacturerName	output	A pointer to a user-allocated buffer into which the function copies the manufacturer name. The returned name is NULL-terminated.
bufferSize	input/output	As an input, this value should be the size of the buffer that is passed. On successful return, this parameter contains the number of bytes written into the buffer, including the NULL termination character. On CL_ERR_BUFFER_TOO_SMALL, this parameter contains the size of the buffer needed to write the data text.
version	output	A constant stating the version of the Camera Link specifications with which this DLL complies. See Table B-4

#### **Return Value**

At completion, this function returns one of the following status codes:

CL\_ERR\_NO\_ERR
CL\_ERR\_FUNCTION\_NOT\_FOUND
CL\_ERR\_BUFFER\_TOO\_SMALL

## 9.4 clGetNumBytesAvail

#### **Format**

INT32 clGetNumBytesAvail (hSerRef serialRef, UINT32\* numBytes)

## **Purpose**

This function outputs the number of bytes that are received at the port specified by serialRef but are not yet read out. This function is required for clserxxx.dll and is available from clallserial.dll.

#### **Parameters**

Name	Direction	Description
serialRef	input	The value obtained by the clSerialInit function.
numBytes	output	The number of bytes currently available to be read from the port.

## **Return Value**

At completion, this function returns one of the following status codes:

CL\_ERR\_NO\_ERR CL\_ERR\_INVALID\_REFERENCE

## 9.5 clGetNumSerialPorts

## **Format**

INT32 clGetNumSerialPorts (UINT32\* numSerialPorts)

## **Purpose**

This function returns the number of serial ports in your system from a specific manufacturer. This function is required for clserxxx.dll.

## **Parameters**

Name	Direction	Description
numSerialPorts	output	The number of serial ports in your system that you can access with the current DLL.

## **Return Value**

At completion, this function returns the following status code:

CL\_ERR\_NO\_ERR

## 9.6 clGetNumPorts

## **Format**

INT32 clGetNumPorts (UINT32\* numPorts)

## **Purpose**

This function returns the total number of Camera Link serial ports in your system. This function is available from clallserial.dll.

## **Parameters**

Name	Direction	Description
numPorts	output	The number of Camera Link serial
		ports in your system.

## **Return Value**

On completion, this function returns the following status code:

CL\_ERR\_NO\_ERR

## 9.7 clGetPortInfo

## **Format**

## **Purpose**

This function provides information about the port specified by the index. This function is available from clallserxxx.dll.

#### **Parameters**

Name	Direction	Description
index	input	The index of the port for which you want information. The valid range for this index is 0 to (n-1) where n is the value of numPorts returned by clGetNumPorts.
manufacturerName	output	Pointer to a user-allocated buffer into which the function copies the manufacturer name. The returned name is NULL-terminated. In the case that the DLL conforms to the October 2000 specification, this parameter will contain the file name of the DLL rather than the manufacturer name.
nameBytes	input/output	As an input, this value should be the size of the buffer that is passed. On successful return, this parameter contains the number of bytes written into the buffer, including the NULL termination character. On CL_ERR_BUFFER_TOO_SMALL, this parameter contains the size of the buffer needed to write the data text.
portID	output	A manufacturer-specific identifier for the serial port. In the case that the manufacturer DLL conforms to the October 2000 specification, on return this parameter will be Port $n$ , where $n$ is a unique index for the port.
IDBytes	input/output	As an input, this value should be the size of the buffer that is passed. On successful return, this parameter contains the number of bytes written into the buffer, including the NULL-termination character. On CL_ERR_BUFFER_TOO_SMALL, this parameter contains the size of the buffer needed to write the data text.
version	output	The version of the Camera Link specifications with which this frame grabber software complies.

## **Return Value**

On completion, this function returns the following status codes:

CL ERR NO ERR

CL\_ERR\_BUFFER\_TOO\_SMALL

CL\_ERR\_INVALID\_INDEX

## 9.8 clGetSerialPortIdentifier

## **Format**

## **Purpose**

This function returns a manufacturer-specific identifier for each serial port in your system. This function is required for clserxxx.dll.

#### **Parameters**

Name	Direction	Description
serialIndex	input	A zero-based index value. The valid range for serialIndex is 0 to (n-1), where n is the value of numSerialPorts, as returned by clGetNumSerialPorts.
portID	output	Manufacturer-specific identifier for the serial port
bufferSize	input/output	As an input, this value should be the size of the buffer that is passed. On successful return, this parameter contains the number of bytes written into the buffer, including the NULL termination character.  On CL_ERR_BUFFER_TOO_SMALL, this parameter contains the size of the buffer needed to write the data text.

#### **Return Value**

At completion, this function returns one of the following status codes:

CL\_ERR\_NO\_ERR
CL\_ERR\_BUFFER\_TOO\_SMALL
CL\_ERR\_INVALID\_INDEX

## 9.9 clGetSupportedBaudRates

## **Format**

INT32 clGetSupportedBaudRates (hSerRef serialRef, UINT32\* baudRates) ;

## **Purpose**

This function returns the valid baud rates of the current interface. This function is required for <code>clserxxx.dll</code> and is available from <code>clallserial.dll</code>.

#### **Parameters**

Name	Direction	Description
serialRefPtr	input	The value obtained from the clserialInit function, which describes the port being queried for baud rates.
baudRates	output	Bitfield that describes all supported baud rates of the serial port as described by serialRefPtr. Refer to Table B-4

## **Return Value**

At completion, this function returns one of the following status codes:

CL\_ERR\_NO\_ERR
CL\_ERR\_INVALID\_REFERENCE
CL\_ERR\_FUNCTION\_NOT\_FOUND

## 9.10 clSerialClose

## **Format**

void clSerialClose (hSerRef serialRef)

## **Purpose**

This function closes the serial device and cleans up the resources associated with **serialRef**. Upon return, **serialRef** is no longer usable. This function is required for <code>clserxxx.dll</code> and is available from <code>clallserial.dll</code>.

## **Parameters**

Name	Direction	Description
serialRef	input	The value obtained from the
		clSerialInit function for clean-
		up.

## 9.11 clSerialInit

## **Format**

INT32 clSerialInit(UINT32 serialIndex, hSerRef\* serialRefPtr)

## **Purpose**

This function initializes the device referred to by **serialIndex** and returns a pointer to an internal serial reference structure. This function is required for clserxxx.dll and is available from clallserial.dll.

#### **Parameters**

Name	Direction	Description
serialIndex	input	A zero-based index value. For <i>n</i> serial devices in the system supported by this library, serialIndex has a range of 0 to ( <i>n</i> –1).
serialRefPtr	output	On a successful call, points to a value that contains a pointer to the vendor-specific reference to the current session.

## **Return Value**

On completion, this function returns one of the following status codes:

CL\_ERR\_NO\_ERR
CL\_ERR\_PORT\_IN\_USE
CL\_ERR\_INVALID\_INDEX

## 9.12 clSerialRead

#### **Format**

#### **Purpose**

This function reads **numBytes** from the serial device referred to by **serialRef**. This function is required for <code>clserxxx.dll</code> and is available from <code>clallserial.dll</code>.

**clSerialRead** will return when **numBytes** are available at the serial port or when the **serialTimeout** period has passed. Upon success, **numBytes** are copied into **buffer**. In the case of any error, including CL\_ERR\_TIMEOUT, no data is copied into **buffer**.

Note: the parameter numBytes represent the number of byte the caller wants to read from the camera. It does not represent the size of the incoming buffer. If numBytes is bigger than the expect message from the camera, this function till time out. If the size of the message being returned from the camera is unknown, then the best solution is to call this function repeatedly until the message is completely read.

#### **Parameters**

Name	Direction	Description
serialRef	input	The value obtained from the clSerialInit function.
buffer	output	Points to a user-allocated buffer. Upon a successful call, buffer contains the data read from the serial device. Upon failure, this buffer is not affected. Caller should ensure that buffer is at least numBytes in size.
numBytes	input	The number of bytes requested by the caller.
serialTimeout	input	Indicates the timeout in milliseconds.

#### **Return Value**

On completion, this function returns one of the following status codes:

CL\_ERR\_NO\_ERR CL\_ERR\_TIMEOUT

CL\_ERR\_INVALID\_REFERENCE

## 9.13 cISerialWrite

## **Format**

INT32 clSerialWrite(hSerRef serialRef, INT8\* buffer, UINT32\* bufferSize UINT32 serialTimeout)

## **Purpose**

This function writes the data in the buffer to the serial device referenced by serialRef. This function is required for clserxxx.dll and is available from clallserial.dll.

#### **Parameters**

Name	Direction	Description
serialRef	input	The value obtained from the clSerialInit function.
buffer	input	Contains data to write to the serial port.
bufferSize	input/output	Contains the buffer size indicating the maximum number of bytes to be written. Upon a successful call, bufferSize contains the number of bytes written to the serial device.
serialTimeout	input	Indicates the timeout in milliseconds.

## **Return Value**

On completion, this function returns one of the following status codes

CL ERR NO ERR

CL\_ERR\_INVALID\_REFERENCE CL\_ERR\_TIMEOUT

## 9.14 cISetBaudRate

## **Format**

INT32 clSetBaudRate (hSerRef serialRef, UINT32 baudRate)

## **Purpose**

This function sets the baud rate for the serial port of the selected device. Use clGetSupportedBaudRate to determine supported baud rates. This function is required for clserxxx.dll and is available from clallserial.dll.

#### **Parameters**

Name	Direction	Description
serialRefPtr	input	The value obtained from the clSerialInit function.
baudRate	input	The baud rate you want to use. This parameter expects the values represented by the CL_BAUDRATE constants in Table B-4

#### **Return Value**

On completion, this function returns one of the following status codes:

CL\_ERR\_NO\_ERR
CL\_ERR\_INVALID\_REFERENCE
CL\_ERR\_BAUD\_RATE\_NOT\_SUPPORTED

## 9.15 Status Codes

Each Camera Link function returns a status code that indicates whether the function was performed successfully. Table 9-1 summarizes the Camera Link error codes.

Table 9-1: Camera Link Error Codes

Error Code	Error Constant	Error Text	
0	CL_ERR_NO_ERR	Function returned successfully.	
-10001	CL_ERR_BUFFER_TOO_SMALL	User buffer not large enough to hold data.	
-10002	CL_ERR_MANU_DOES_NOT_EXIST	The requested manufacturer's DLL does not exist on your system.	
-10003	CL_ERR_PORT_IN_USE	Port is valid but cannot be opened because it is in use.	
-10004	CL_ERR_TIMEOUT	Operation not completed within specified timeout period.	
-10005	CL_ERR_INVALID_INDEX	Not a valid index.	
-10006	CL_ERR_INVALID_REFERENCE	The serial reference is not valid.	
-10007	CL_ERR_ERROR_NOT_FOUND	Could not find the error description for this error code.	
-10008	CL_ERR_BAUD_RATE_NOT_SUPPORTED	Requested baud rate not supported by this interface.	
-10009	CL_ERR_OUT_OF_MEMORY	System is out of memory and could not perform required actions.	
-10098	CL_ERR_UNABLE_TO_LOAD_DLL	The DLL was unable to load due to a lack of memory or because it does not export all required functions.	
-10099	CL_ERR_FUNCTION_NOT_FOUND	Function does not exist in the manufacturer's library.	

## 9.16 Constants

Constants help clearly define specific function parameter values. These constants are included in your clallserial.h header file. Table 9-2 defines the Camera Link constants.

Table 9-2: Camera Link Constants

Constant	Definition
CL_DLL_VERSION_NO_VERSION	This library is not a valid Camera Link library; value = 1
CL_DLL_VERSION_1_0	This Camera Link library conforms to the October 2000 version of the Camera Link Specifications; value = 2
CL_DLL_VERSION_1_1	This Camera Link library conforms to the November 2002 version of the Camera Link Specifications; value = 3
CL_BAUDRATE_9600	Baud Rate = 9600; value = 1
CL_BAUDRATE_19200	Baud Rate = 19200; value = 2
CL_BAUDRATE_38400	Baud Rate = 38400; value = 4
CL_BAUDRATE_57600	Baud Rate = 57600; value = 8
CL_BAUDRATE_115200	Baud Rate = 115200; value = 16
CL_BAUDRATE_230400	Baud Rate = 230400; value = 32
CL_BAUDRATE_460800	Baud Rate = 460800; value = 64
CL_BAUDRATE_921600	Baud Rate = 921600; value = 128

# 10.0 Mechanical Interface and Cable Requirements

## 10.1 Mechanical Interface

#### 10.1.1 Overview

This section describes the Camera Link connector and cable interface required on the camera and frame grabber. General dimensions, tolerances and descriptions of those features which affect the intermateability of the receptacle and plug connectors are described in this section. The pin outs for the receptacle connector are also described in this section.

#### 10.1.2 Camera Link Connectors

Three connectors have been approved for use in Camera Link. The first two are the standard 1.27 mm (.050") pitch Camera Link connector and the smaller 0.80 mm (.031") pitch miniature Camera Link (MiniCL) connector. Both of these connectors have 360 degree "delta" shaped metal shells that enclose the plug and receptacle contacts to provide shielding and proper polarity when mated. The third connector is the PoCL-Lite connector. The contacts are designed to handle limited power, ground and signals. The connectors are as described in the following paragraphs.

#### 10.1.2.1 Contact Finish

The contacts of the connector receptacles of the camera and cable assembly shall be plated with a noble metal or noble metal alloy that meets the following minimum requirements:  $0.76 \mu m$  gold over  $2.0 \mu m$  nickel.

## 10.1.2.2 Camera Link (CL) Connector

The Camera Link connector shall be a 26-position two-row shielded mini-delta ribbon connector with contacts on 1.27 mm (.050") spacing. The approved Camera Link connector is the 3M<sup>TM</sup> Mini Delta Ribbon (MDR) connector available from 3M Company. Table 10-1 shows the applicable part numbers.

Table 10-1: Part numbers for compatible Camera Link connectors.

Part Number	Description
3M <sup>TM</sup> MDR 10126 Series	26-Position Plugs
3M <sup>TM</sup> MDR 10226 Series	26-Position Receptacles
3M <sup>TM</sup> MDR 10326 Series	26-Position Junction Shells

## 10.1.2.3 Miniature Camera Link (MiniCL) Connector

The miniature Camera Link (MiniCL) connector shall be a 26-position two row shielded subminiature delta ribbon connector with contacts on 0.80 mm (.031") spacing. The approved MiniCL connectors are the 3M<sup>TM</sup> Shrunk Delta Ribbon (SDR) connector available from 3M

Company and the HDR Series connector available from Honda Connectors, Inc. Table 10-2 shows the applicable part numbers.

Table 10-2: Part numbers for compatible Miniature Camera Link connectors.

Part Number	Description
3M <sup>TM</sup> SDR 12126 Series	26-Position Plugs
3M <sup>TM</sup> SDR 12226 Series	26-Position Receptacles
Honda Connectors, Inc. HDR-E26M Series	26-Position Plugs
Honda Connectors, Inc. HDR-Ex26xF Series	26-Position Receptacles
Honda Connectors, Inc. HDR-E26 Series	26-Position Junction Shells

## 10.1.2.4 Power over Camera Link Lite (PoCL-Lite) Connector

The PoCL-Lite connector shall be a 14-position two row shielded subminiature delta ribbon connector with contacts on 0.80 mm (.031") spacing. In addition, PoCL-Lite configurations may use a 26-position Miniature Camera Link connector listed in paragraph 1.2.3. PoCL-Lite configurations shall use a14-position SDR Connector on the camera side or frame grabber side when using a 26-position Miniature Camera Link connector. The approved PoCL-Lite configuration connectors are the SDR Shrunk Delta Ribbon connector available from 3M Company and the HDR Series connector available from Honda Connectors. Table 10-3 shows the applicable part numbers.

Table 10-3: Part numbers for compatible Camera Link Lite connectors.

Part Number	Description
3M <sup>TM</sup> SDR 12114 Series	14-Position Plugs
3M <sup>TM</sup> SDR 12214 Series	14-Position Receptacles
Honda Connectors, Inc. HDR-E14M Series	14-Position Plugs
Honda Connectors, Inc. HDR-Ex14xF Series	14-Position Receptacles
Honda Connectors, Inc. HDR-E14 Series	14-Position Junction Shells

## 10.1.2.5 Connector Pin Assignment for Base, Medium and Full Configuration Camera Link

The assignment of signals to the connector pins shall be as shown in Table 10-4. There is no difference between the camera end of the cable and that of the frame grabber. Thus, either end of the cable may be connected to the camera or frame grabber.

Table 10-4: Camera Link Cable Assembly Wiring Diagram - MDR-26, HDR-26 and SDR-26

Connector Pin Assignment		Conductor Description		
P1 P2		Standard	PoCL	
1	1	Bare wire (Inner shield)	Insulated Wire (Power)	
14	14	Bare wire (Inner shield)	Bare wire (Power return)	
2	25	Pair 1-	Pair 1-	
15	12	Pair 1+	Pair 1+	
3	24	Pair 2-	Pair 2-	
16	11	Pair 2+	Pair 2+	
4	23	Pair 3-	Pair 3-	
17	10	Pair 3+	Pair 3+	
5	22	Pair 4-	Pair 4-	
18	9	Pair 4+	Pair 4+	
6	21	Pair 5-	Pair 5-	
19	8	Pair 5+	Pair 5+	
7	20	Pair 6+	Pair 6+	
20	7	Pair 6-	Pair 6-	
8	19	Pair 7-	Pair 7-	
21	6	Pair 7+	Pair 7+	
9	18	Pair 8-	Pair 8-	
22	5	Pair 8+	Pair 8+	
10	17	Pair 9+	Pair 9+	
23	4	Pair 9-	Pair 9-	
11	16	Pair 10-	Pair 10-	
24	3	Pair 10+	Pair 10+	
12	15	Pair 11+	Pair 11+	
25	2	Pair 11-	Pair 11-	
13	13	Bare wire (Inner shield)	Bare wire (Power return)	
26	26	Bare wire (Inner shield)	Insulated Wire (Power)	

NOTE: Pin Assignment is for Shielded Twisted Pair Cabling.

NOTE: The function of each of these conductors is given in Table 6-1 on page 29.

## 10.1.2.6 Connector Pin Assignment for PoCL-Lite Configuration

The assignment of signals to the connector pins shall be as shown in Table 10-5 through Table 10-7. There is no difference between the camera end of the cable and that of the frame grabber. Thus, either end of the cable may be connected to the camera or frame grabber. PoCL-Lite configurations shall use a 14-position SDR Connector on at least one end of the cable.

NOTE: Pin Assignments are for Shielded Twisted Pair Cabling in Table 10-5 through Table 10-7

Table 10-5: PoCL-Lite Cable Assembly Wiring Diagram (14p to 14p configuration)

Connector Pin Assignment		Conductor Description	
Camera Connector	Frame Grabber Connector	Channel Link Signal	Cable Name
1	1	Power	Power
8	8	Inner Shield	Inner Shield
2	9	SerTC+	Pair1+
9	2	SerTC-	Pair1-
3	12	X0-	Pair2-
10	5	X0+	Pair2+
4	11	X2-	Pair3-
11	4	X2+	Pair3+
5	10	Xclk-	Pair4-
12	3	Xclk+	Pair4+
6	13	CC-	Pair5-
13	6	CC+	Pair5+
7	7	Inner Shield	Inner Shield
14	14	Power	Power

Table 10-6: PoCL-Lite Cable Assembly Wiring Diagram (14p to 26p configuration)

Connector Pin Assignment		Conductor Description	
Camera Connector (14p)	Frame Grabber Connector (26p)	Channel Link Signal	Cable Name
1	1	Power	Power
8	14	Inner Shield	Inner Shield
2	20	SerTC+	Pair1+
9	7	SerTC-	Pair1-
3	25	X0-	Pair2-
10	12	X0+	Pair2+
4	23	X2-	Pair3-
11	10	X2+	Pair3+
5	22	Xclk-	Pair4-
12	9	Xclk+	Pair4+
6	18	CC-	Pair5-
13	5	CC+	Pair5+
7	13	Inner Shield	Inner Shield
14	26	Power	Power

Compostor Din Assimumont	Oanducter December
Table 10-7: PoCL-Life Cable Assembly Wiring Diagra	am (26p to 14p configuration)

Connector Pin Assignment		Conductor Desc	ription
Camera Connector (26p)	Frame Grabber Connector (14p)	Channel Link Signal	Cable Name
1	1	Power	Power
14	8	Inner Shield	Inner Shield
7	9	SerTC+	Pair1+
20	2	SerTC-	Pair1-
2	12	X0-	Pair2-
15	5	X0+	Pair2+
4	11	X2-	Pair3-
17	4	X2+	Pair3+
5	10	Xclk-	Pair4-
18	3	Xclk+	Pair4+
9	13	CC-	Pair5-
22	6	CC+	Pair5+
13	7	Inner Shield	Inner Shield
26	14	Power	Power

### 10.1.2.7 Mechanical Drawings

This section depicts the dimensions and mechanical outline of the cable assembly and connector receptacles on the camera and frame grabber. Typical cable assemblies are shown in Figure 10-1 through Figure 10-6. Typical board mount receptacles and panel cutouts for the camera and frame grabber are shown in Figure 10-7 through Figure 10-9. These figures are for illustrative purposes only.

Figure 10-1: Camera Link Cable Assembly




Figure 10-2: Mini Camera Link (MiniCL) Cable Assembly




Figure 10-3: Cable assembly with combination of MiniCL and CL connectors




Figure 10-4: PoCL-Lite Configuration Cable Assembly (14pin-14pin)




Figure 10-5: PoCL-Lite Configuration Cable Assembly (14pin-26pin)







Figure 10-6: PoCL-Lite Configuration Cable Assembly (26pin-14pin)










Figure 10-9: PoCL-Lite Config: 14p Subminiature Delta Ribbon Receptacle, Thru-hole Type

#### 10.1.2.8 Connector Retention

The plug on the cable assembly shall use two threaded fasteners to mount to the receptacle jack sockets and ensure the proper mating of the connector. Proper mating is critical to minimizing radiated emissions and electromagnetic interference.

#### 10.1.2.9 Camera Link Connector Jack Socket Requirements

The jack sockets of the Camera Link receptacle shall be aligned with the end of the receptacle shroud. The proper jack socket should be selected as shown in Figure 10-10 below.

Figure 10-10: Camera Link Jack Sockets 0.0 THK PANEL 1.5 0.059 THK PANEL -0.9 0.035 THK PANEL (NO PANEL) (16 GAUGE) (20 GAUGE) 3M P/N 3341-37 3M P/N 3341-40 3M P/N 3341-31 CEI P/N MVC-SO JACK SOCKET JACK SOCKET JACK SOCKET 5.3 0.210 3.8 0.150 4.5 0.178

February, 2012

### 10.1.2.10 Camera Link Cable Threaded Fastener Requirements

The junction shells on both ends of the cable assembly must have threaded fasteners for attachment to the jack sockets on the receptacle connector. The threaded fasteners shall be positioned as shown in Figure 10-11. The threaded fasteners may be thumbscrews, machine screws or other type of threaded fastener that will properly fix the cable assembly to the receptacle.

NOTE: Previous revisions of this specification included the 3M Part No. 3341-13 jack socket. The use of the 3341-13 jack socket was recommended with MDR connectors that are not panel mounted. To insure backward compatibility, Figure 10-7 shows clearance dimensions for the 3341-13 jack socket.





Figure 10-11: Camera Link Cable Threaded Fastener Requirements

### 10.1.2.11 MiniCL/PoCL-Lite Connector Jack Socket Requirements

The dimension of the MiniCL receptacle jack socket shall be 5.8 mm. The appropriate panel lock shall be used for panel mounting as shown in Figure 10-12 below. The maximum panel thickness shall be 1.5 mm. For panel thicknesses greater than 1.5 mm, the panel shall be counter-bored to reduce the thickness to 1.2 to 1.5 mm.


Figure 10-12: MiniCL Jack Sockets



#### 10.1.2.12 MiniCL/PoCL-Lite Cable Threaded Fastener Requirements

The junction shells on both ends of the cable assembly must have threaded fasteners for attachment to the jack sockets on the receptacle connector. The threaded fasteners shall be positioned as shown in Figure 10-13. The threaded fasteners may be thumbscrews, machine screws or other type of threaded fastener that will properly fix the cable assembly to the receptacle.

Figure 10-13: MiniCL Cable Threaded Fastener Requirements



### 10.1.3 Camera Link Cabling

A Camera Link cable assembly shall consist of a cable meeting the requirements of Section 10.0 Mechanical Interface and Cable Requirements with an approved Camera Link plug on each end. It is the responsibility of the manufacturer of the Camera Link equipment to use the type of cable required to meet applicable regulatory requirements, and the specifications of Section 10.0 Mechanical Interface and Cable Requirements. Adherence to this standard does not guarantee regulatory compliance.

NOTE: While this standard does not require compliance with certain UL, CSA, RoHS or NEC requirements for cabling, it is the responsibility of the cable manufacturer to obtain such compliance when required.

#### 10.1.3.1 Camera Link Cable Certification

Manufactures are required to register their products with AIA to be able to use the Camera Link logos. Failure to maintain current registration or a determination that the products are not compliant will be grounds for removal from the list of registered products and revocation of the right to use the trademarked logos.

The cable assembly manufacturers are required to submit a completed Camera Link Cable Product Compliance Checklist declaring the maximum cable length for the clock speeds to which the manufacturer wishes the cable to be certified.

Once a cable assembly has been certified, it remains certified for the life of the product.

The manufacturer is responsible to submit a new assembly sample for recertification if any changes are made that alter the physical and electrical performance of the cable assembly as defined by the standard.

Examples of cable changes are:

- Cable supplier is changed.
- Any conductors or dielectric materials are changed.
- Cable shields are changed.

#### 10.1.3.2 Cable Jacket

It shall be the responsibility of the manufacturer of the Camera Link cable to use appropriate materials and construction to meet applicable regulatory requirements.

### 10.1.3.3 Shield Requirement

The Camera Link cable shall be encompassed with an overall braided shield, a foil shield or a combination of foil and braided shields. The foil shield is under the braided shield and both shields surround all conductors in the cable. The minimum braid coverage shall be 80% if no foil shield is used or 65% if used in conjunction with an overall foil shield. Use shield Coverage calculation as specified in ANSI/NEMA WC 27500 paragraph 4.3.5. The foil shield shall provide 100% coverage. There shall be electrical continuity from the outer cable shield through the connector back shells to the connector front shells or shrouds.

The differential pairs or quads, shall be encompassed with a foil shield, a braided shield or a combination of foil and braided shields. These shields and the 4 drain wires (2 drain wires for PoCL® applications) shall be electrically isolated from the overall cable shield.

### 10.1.3.4 Cable Length

It shall be the responsibility of the end user to evaluate the suitability of a cable for an intended application. The maximum cable length shall be limited by the electrical requirements outlined in Section 10.2.1 Electrical Requirements of this specification.

NOTE: Pair to Pair skew and signal attenuation are critical to system performance. Maximum values for skew and attenuation are a function of the pixel clock rate. The cable assembly manufacturer should include on a label, the maximum pixel clock rate that will function for the length of the cable assembly.

### 10.1.3.5 Types of Camera Link Cabling

There are three types of cable assemblies: Camera Link, Power over Camera Link (PoCL) and Power over Camera Link Lite (PoCL-Lite). The Camera Link cabling is designed to carry signal data but not power. PoCL cabling is designed to carry power to PoCL compatible devices in addition to signal data. A cable suitable for PoCL use is designed to be backward-compatible—that is, to also be suitable for conventional Camera Link use. Section 10.1.3.6 through Section 10.1.3.8 define the requirements that are unique to each type.

### 10.1.3.6 Cable Requirements - Camera Link

### 10.1.3.6.1 Number of Signal Conductors

The Camera Link cable shall comprise 11 differential pairs or 6 differential quads and 4 individual drain conductors. The pin assignment and function of each of these conductors are given in Table 6-1 on page 29 and Table 10-4 on page 59.

#### 10.1.3.6.2 Insulation

Each differential pair conductor in the cable shall be separately insulated. The drain wires shall not be insulated.

### 10.1.3.6.3 Wire Gauge

Each conductor in a Camera Link cable shall be suitably constructed to meet or exceed the performance requirements as outlined in this document. Use of 28AWG stranded copper wire is recommended for the drain wires.

NOTE: Cable and assembly manufacturer should verify that the conductor size is compatible with the termination method of the connector.

#### 10.1.3.7 Cable Requirements – Power over Camera Link (PoCL)

NOTE: A cable suitable for PoCL use is also suitable for standard Camera Link.

#### 10.1.3.7.1 Number of Signal Conductors

The PoCL cable shall comprise 11 differential pairs or 6 differential quads, two individual power conductors and two drain wires.

#### 10.1.3.7.2 Insulation - Differential Pairs

Each differential pair conductor in the cable shall be separately insulated.

#### 10.1.3.7.3 Insulation – Power and Drain Conductors

The power wire insulation must meet the insulation resistance values specified in paragraph 2.1.1. The drain wires shall not be insulated.

### 10.1.3.7.4 Wire Gauge


Each conductor in a PoCL cable shall be suitably constructed to meet or exceed the performance requirements as outlined in this document. Both power and power return wires must be capable of handling 1A current under fault conditions. 28AWG stranded copper wire is minimum wire recommended for the power and drain wires.

NOTE: Cable and assembly manufacturer should verify that the conductor size is compatible with the termination method of the connector.

#### 10.1.3.7.5 Labeling

The cable assembly shall be clearly marked to indicate it is a PoCL compatible cable, either with the text "PoCL", and/or by marking with the PoCL logo. Figure 10-14 shows an example PoCL cable construction as described in the preceding sections.

Figure 10-14: Example PoCL Cable Construction



### 10.1.3.8 Cable Requirements - PoCL-Lite Configuration

### 10.1.3.8.1 Number of Signal Conductors

The PoCL-Lite cable shall comprise 5 differential signal pairs or 3 differential quads, 2 individual power conductors and 2 drain wires. The 5 differential signal pairs of this cable shall be shielded. The pin assignment and function of each of these conductors are given in Table 10-5 on page 60 through Table 10-7 on page 61. Figure 10-15 shows an example PoCL-Lite cable construction.

#### 10.1.3.8.2 Insulation - Differential Pairs

Each differential pair conductor in the cable shall be separately insulated.

#### 10.1.3.8.3 Insulation - Power and Drain Conductors

The power wire insulation must meet the insulation resistance values specified in Section 10.2.1.1. The drain wires shall not be insulated.

### 10.1.3.8.4 Wire Gauge

Each conductor in a Camera Link cable shall be suitably constructed to meet or exceed the performance requirements as outlined in this document. Use of 28AWG stranded copper wire is recommended for the drain wires.

NOTE: Cable and assembly manufacturer should verify that the conductor size is compatible with the termination method of the connector.

Power Line
Two Insulated Wires

1 7
8 14

Pin-01 = 12V+(Power)
Pin-07 = Power Return
Pin-08 = Power Return
Pin-14 = 12V+(Power)

Cable Design

Connector Pin-Out

Figure 10-15: Example PoCL-Lite Cable Construction

## 10.2 Testing Requirements

The performance and testing requirements for the Camera Link cable assembly is described in this section. Test procedures and requirements from ANSI/NEMA WC 27500 and EIA/TIA 364-90 as well as EIA-364-107 are used, where applicable. All rise times (transition times) are from 10% to 90% of amplitude as shown in EIA-364-90, Figure 1. Test equipment used for the certification process must be capable of accurately producing and measuring the described signals outlined in the following requirements. The test equipment must be current in its calibration. Records of compliance tests must be maintained for a minimum of 3 years and be available for review if requested by the AIA.

### 10.2.1 Electrical Requirements

### 10.2.1.1 Dielectric Withstanding Voltage of PoCL and PoCL-Lite power wires

This test is conducted on cable, not assemblies. The cable manufacturer shall supply a certificate of compliance of the test results with the assembly submitted for certification.

The power wires in PoCL cable shall be tested for a minimum dielectric withstanding voltage of 500 volts measured in accordance to ANSI/NEMA WC 27500 paragraph 4.3.3. Testing shall be conducted by applying voltage to the power wires and monitoring all other conductors and shields for leakage current.

#### 10.2.1.2 Shield Isolation

This test is conducted on cable, not assemblies. The cable manufacturer shall supply a certificate of compliance of the test results with the assembly submitted for certification.

The inner and outer shielding of Camera Link, PoCL and PoCL-Lite cable shall be isolated from each other by a minimum dielectric withstanding voltage of 500 volts measured in accordance to ANSI/NEMA WC 27500 paragraph 4.3.3. Testing shall be conducted by applying voltage to the drain wires and monitoring the overall shield for leakage current.

### 10.2.1.3 Impedance of Differential Signal Lines

The cable assembly shall be tested using a time domain reflectometry method using a differential pulse with a 500ps rise time. Pins 1, 13, 14 and 26 shall be grounded. The balanced impedance of each differential pair shall be 100 Ohms +/-10 Ohms. The impedance shall be measured between 500 and 800 picoseconds after the end of the open test board receptacle as shown in Figure 10-16 below.




Figure 10-16: TDR Impedance Measurement of Differential Signal Lines

### 10.2.1.4 Near End Crosstalk of Differential Signal Lines

The cable assembly shall be tested according to EIA/TIA 364-90, using a 700 mV peak to peak differential signal with 500ps rise time, 595 Mbps bit rate. The differential signal should be transmitted on pair 3 (Table 10-4 on page 59) and cross talk measured on pair 2 and pair 4, adjacent pairs. The measured peak crosstalk shall not exceed 20% between any two pairs as shown in Figure 10-17.





Figure 10-17: Near End Crosstalk measurement

### 10.2.1.5 Far End Crosstalk of Differential Signal Lines

The cable assembly shall be tested according to EIA/TIA 364-90, using a 700 mV differential signal with 500 ps rise time, 595 Mbps bit rate. The differential signal should be transmitted on pair 3 (Table 10-4 on page 59) and cross talk measured on pair 2 and pair 4, adjacent pairs. The measured peak crosstalk shall not exceed 20% between any two pairs as shown in Figure 10-18.

Figure 10-18: Far End Crosstalk Measurement



### 10.2.1.6 Crosstalk of Power Lines (PoCL and PoCL-Lite cabling only)

PoCL and PoCL-Lite cables shall meet the following cross-talk requirement between the power lines and signal lines. This cross-talk is defined as the induced signal between the power lines and a signal lines in differential mode. The cross-talk value shall be not more than 20% of the injected signal.

#### **Test Conditions**

The following test conditions were used:

• Input pulse: 30 ns pulse width

• Amplitude: 500 mV

• Rise Time: 500 ps (595MHz bandwidth)

• Pulse Input line: Power wire

• Measurement line: Each twisted pair, measured 1 pair at a time.

See Figure 10-19 through Figure 10-22 below for the measurement method of near end and far end crosstalk.

Figure 10-19: Measurement System for Near-End Cross-Talk




Figure 10-20: Measurement System for Far-End Cross-Talk




Figure 10-21: Measurement System for Near-End Cross-Talk (PoCL-Lite Configuration)





Figure 10-22: Measurement System for Far-End Cross-Talk (PoCL-Lite Configuration)



### 10.2.1.7 Within Pair Skew of Differential Signal Lines

Within pair skew is measured between the conductors within a signal pair using a 1V to 1.1V differential signal with 500ps rise time, 100 Mbps bit. Skew testing can also be conducted using a suitable oscilloscope equipped with a Time Domain Reflectometry (TDR) module. The within pair skew value shall not exceed the value shown in Table 10-8.

Table 10-8: CL Cable Assembly Rated Speed vs. Maximum Single Pair and Pair-to-Pair Skew

Pixel Clock Frequency	Maximum Skew (ps)
40 MHz	390
66 MHz	290
85 MHz	190

### 10.2.1.8 Pair to Pair Skew of Differential Signal Lines within data and clock groups

Pair to pair skew is measured between pairs using a 1V to 1.1V differential signal with 500ps rise time, 100 Mbps bit rate. Skew testing can also be conducted using a suitable oscilloscope equipped with a Time Domain Reflectometry (TDR) module.

The Channel Link chip set uses 4 pairs for data and 1 pair for clock (See "Channel Link Operation" on page 2.). This is defined as the data and clock group. Camera Link cables assign data and clock signals to pairs 1-5 and 7-11 (Table 6-1 on page 29). There are 2 data and clock groups in Camera Link and PoCL cables. The pair to pair skew value measured within each data and clock group and shall not exceed the value shown in Table 10-8.

NOTE: Connector termination methods may impact skew. It is the responsibility of the manufacturer to verify the performance of assemblies when the connector termination method or the cable exit on the backshell is changed. An assembly that meets Cameral Link skew requirements with a straight exit from the backshell, may not meet the skew requirements with a right angle exit from the backshell. Recertification of an assembly is required if the connector type change results in a performance change.

#### 10.2.1.9 Eye Mask Definition

Eye Mask measurements shall be taken using a 700 mV peak to peak differential signal with a 500ps rise time. The data rate used during the measurement is based on the clock frequency and can be found in Table 10-9. An example of the eye mask for the 85 MHz eye pattern is shown in Figure 10-23. Upper and lower masks are located at +/- 350mV and the length varies with the period of the bit.




Table 10-9: Camera Link Eye Mask

Pixel Clock Frequency	Data rate	RSKM	Mask Width	Mask Height
40 MHz	280 Mbps	1685 ps	540 ps	± 100 mV
66 MHz	462 Mbps	915 ps	540 ps	± 100 mV
85 MHz	595 Mbps	650 ps	540 ps	± 100 mV

NOTE: Work instructions, including examples of eye mask code for the Agilent 86100 digital oscilloscope and other reference documents may be found at the following URL:

http://www.visiononline.org/userAssets/aiaUploads/File/Camera Link Assembly Test Plan.pdf.

#### 10.2.1.10 Current Capacity for PoCL and PoCL-Lite

The power and drain wires within a cable assembly shall be capable of handling 1.0A camera current under fault conditions. The power and drain wires shall be at least AWG 28 or larger diameter.

#### 10.2.1.11 Conductor Resistance for PoCL and PoCL-Lite

The DC resistance of any power wire or drain wire shall not exceed 2.5  $\Omega$  for the length of the cable assembly. Resistance of the power and drain wires shall be such that the voltage drop is less than 0.5V for the length of the cable assembly at a 400 mA operating current.

NOTE: The resistance of each of the two power lines and two power returns shall be less than 2.5 ohms. This gives a 1.25 ohm resistance when measured in parallel, giving a 0.5V drop along the cable at a current of 400mA.

# 11.0 Power over Camera Link (PoCL)

### 11.1 Introduction

#### 11.1.1 Overview

This chapter describes an extension to the Camera Link® standard to allow the camera to be powered by the frame grabber along the Camera Link cable. This allows a single cable solution to provide power and data, useful in low cost applications.

Power is supplied to the camera by redefining the four "Inner Shield" wires in a Camera Link cable as two power lines and two power returns. This means that PoCL<sup>®</sup> continues to use the existing Camera Link connectors, allowing backwards compatibility with existing equipment.

PoCL is defined for base, medium, full, and 80 bit systems. Additionally, PoCL is the standard configuration for Lite systems.

NOTE: The power available through the Camera Link cable is limited and may not be sufficient for high performance cameras. Therefore PoCL does not replace cameras with separate power supplies, which will continue to be the best solution for many applications.

### 11.1.2 Backward Compatibility

The PoCL standard uses the existing 26 way connectors defined for Camera Link, with both the standard (MDR) and mini (HDR/SDR) connectors being supported.

All existing signals and functions available to a conventional (non-PoCL) system are still available in a PoCL system.

Cable lengths and operating speeds are unchanged from conventional Camera Link.

This standard defines the SafePower protocol to protect systems in the event of an accidental mix of PoCL and conventional Camera Link products.

There are no changes to the requirements for base configuration operation compared to Camera Link v1.2 (January 2007). Changes to frame grabber requirement for medium/full/80 bit operation are minimal and are described in Section 11.4.4. PoCL and conventional cables should not be mixed in dual cable configurations. Table 11-1 summarizes the compatibility of PoCL Frame Grabbers, Cables and Cameras in the various combinations.

NOTE: Many frame grabbers designed to Camera Link v1.2 and which support dual base configuration operation may already support medium/full/80 bit configuration PoCL cameras.

Table 11-1: Compatibility Table


Frame Grabber	Cable	Camera	Valid Combination
Conventional	Conventional	Conventional	Yes, operates normally
			Only if the camera has an auxiliary power connector
	PoCL	Conventional	Yes, operates normally
		PoCL	Only if the camera has an auxiliary power connector
PoCL Conventional Convention		Conventional	Only if the frame grabber supports SafePower
		PoCL	Only if the camera has an auxiliary power connector, and the frame grabber supports SafePower
PoCL Conventional		Conventional	Only if the frame grabber supports SafePower
		PoCL	Yes, frame grabber powers camera

NOTE: In the Medium/Full/80 bit configuration systems, "conventional" applies in the table when either one or both cables are conventional; however, it is recommended not to mix styles.

## 11.1.3 Simplified Block Diagram (Base Configuration)

Figure 11-1 shows a simplified block diagram for the Base Configuration.

Figure 11-1: PoCL Block Diagram



#### where:

LPF	Power supply low pass filter (see Section 11.4.5)
OCP	Over current protection circuit (see Section 11.4.3.1)
SafePower	SafePower protection protocol (see Section 11.4.3.2)
Rs	Camera sense resistor for SafePower (see Section 11.3.2.1).
Cs	Camera input capacitance for SafePower (see Section 11.3.2.2).

## 11.2 PoCL Pinouts for Specific Configurations

### 11.2.1 Camera Link Cable Pinout Changes For PoCL Configuration

The only change is the redefinition of the four "Inner Shield" wires as shown in Table 11-2

Table 11-2: Pinout assignments

Pin	Conventional Camera Link	PoCL
1	Inner Shield	Power (nominal 12V DC)
26	Inner Shield	Power (nominal 12V DC)
13	Inner Shield	Power Return
14	Inner Shield	Power Return

NOTE: All four power lines still reduce noise sensitivity of the cable.

### 11.2.2 Camera Link Cable Pinout For PoCL-Lite Configurations

The following tables show the cable pinout for 26P PoCL-Lite (Table 11-3), 26P PoCL-Base (Figure 11-4), 14P(Table 11-5), 14P-26P(Table 11-6), and 26P-14P(Table 11-7) confirmations.

Table 11-3: 26P Connector Assignments PoCL-Lite

PoCL-Lite Configuration			
Camera Connector	Frame Grabber Connector	Channel Link Signal	Cable Name
1	1	Power	Power
14	14	Inner shield	Inner shield
2	25	X0-	PAIR1-
15	12	X0+	PAIR1+
3	24	NC	
16	11	NC	
4	23	X2-	PAIR2-
17	10	X2+	PAIR2+
5	22	Xclk-	PAIR3-
18	9	Xclk+	PAIR3+
6	21	NC	
19	8	NC	
7	20	SerTC+	PAIR4+
20	7	SerTC-	PAIR4-
8	19	NC	
21	6	NC	
9	18	CC-	PAIR5-
22	5	CC+	PAIR5+
10	17	NC	
23	4	NC	
11	16	NC	
24	3	NC	
12	15	NC	

Table 11-3: 26P Connector Assignments PoCL-Lite (Continued)

PoCL-Lite Configuration			
Camera Connector	Frame Grabber Connector	Channel Link Signal	Cable Name
25	2	NC	
13	13	Inner shield	Inner shield
26	26	Power	Power

Table 11-4: 26P Connector Assignments PoCL Base

PoCL-Base Configuration					
Camera					
Connector	Connector	Signal			
1	1	Power			
14	14	Inner shield			
2	25	X0-			
15	12	X0+			
3	24	X1-			
16	11	X1+			
4	23	X2-			
17	10	X2+			
5	22	Xclk-			
18	9	Xclk+			
6	21	X3-			
19	8	X3+			
7	20	SerTC+			
20	7	SerTC-			
8	19	SerTFG-			
21	6	SerTFG+			
9	18	CC1-			
22	5	CC1+			
10	17	CC2+			
23	4	CC2-			
11	16	CC3-			
24	3	CC3+			
12	15	CC4+			
25	2	CC4-			
13	13	Inner shield			
26	26	Power			

Table 11-5: 14P Connector Assignments

PoCL-Lite Configuration			
Camera Connector	Frame Grabber Connector	Channel Link Signal	Cable Name
1	1	Power	Power
8	8	Inner shield	Inner shield
2	9	SerTC+	PAIR1+
9	2	SerTC-	PAIR1-
3	12	X0-	PAIR2-
10	5	X0+	PAIR2+
4	11	X2-	PAIR3-
11	4	X2+	PAIR3+
5	10	Xclk-	PAIR4-
12	3	Xclk+	PAIR4+
6	13	CC-	PAIR5-
13	6	CC+	PAIR5+
7	7	Inner shield	Inner shield
14	14	Power	Power

Table 11-6: 14P-26P Connector Assignments

PoCL-Lite Configuration			
Camera Connector (14P)	Frame Grabber Connector (26P)	Channel Link Signal	Cable Name
1	1	Power	Power
8	14	Inner shield	Inner shield
2	20	SerTC+	PAIR1+
9	7	SerTC-	PAIR1-
3	25	X0-	PAIR2-
10	12	X0+	PAIR2+
4	23	X2-	PAIR3-
11	10	X2+	PAIR3+
5	22	Xclk-	PAIR4-
12	9	Xclk+	PAIR4+
6	18	CC-	PAIR5-
13	5	CC+	PAIR5+
7	13	Inner shield	Inner shield
14	26	Power	Power

Table 11-7: 26P-14P Connector Assignments

PoCL-Lite Configuration			
Camera Connector (26P)	Frame Grabber Connector (14P)	Channel Link Signal	Cable Name
1	1	Power	Power
14	8	Inner shield	Inner shield
7	9	SerTC+	PAIR1+
20	2	SerTC-	PAIR1-
2	12	X0-	PAIR2-
15	5	X0+	PAIR2+
4	11	X2-	PAIR3-
17	4	X2+	PAIR3+
5	10	Xclk-	PAIR4-
18	3	Xclk+	PAIR4+
9	13	CC-	PAIR5-
22	6	CC+	PAIR5+
13	7	Inner shield	Inner shield
26	14	Power	Power

## 11.3 Camera Requirements

## 11.3.1 Operating Requirements

### 11.3.1.1 Voltage

The camera shall operate over a range of 10V DC to 13V DC.

NOTE: This allows for a 1V round-trip drop in the cable compared to the frame grabber requirements.

#### 11.3.1.2 Power

The camera shall draw a maximum of 4W per cable.

NOTE: 4W gives a current of 333mA at the nominal 12V, or 400mA at the minimum 10V, for base configuration cameras. Medium/full/80 bit configuration cameras can draw a maximum of 8W, giving a current of 666mA at 12V, or 800mA at the minimum 10V.

The camera shall tie together pin 1 to pin 26, and pin 13 to pin 14, on the Camera Link connector(s).

NOTE: This helps ensure that the power is equally split between the four power lines in the cable.

See Section 11.3.4 for additional requirements for medium/full/80 bit systems.

### 11.3.2 Support for SafePower

All PoCL cameras shall implement the following requirements to allow SafePower frame grabbers to operate correctly.

These requirements apply to both connectors on medium/full/80 bit cameras.

#### 11.3.2.1 Input Resistance

A 52 $\mu$ A sense current into pins 1 and 26 shall result in a voltage drop across Rs of 0.52V  $\pm$  5%.

NOTE: This is essentially specifying a  $10k\Omega$  sense resistor Rs, but worded to allow the resistor value to be increased to allow for any power drawn by the camera's power supply at the nominal 0.52V sense voltage. A  $10k\Omega$  sense resistor will result in additional 14mW of power dissipation in the camera at 12V, which should not be significant. The sense resistor is labeled "Rs" in Figure 11-1.

### 11.3.2.2 Input Capacitance

The camera shall have a maximum input capacitance Cs on each Camera Link connector of 57μF.

NOTE: The value of 57uF allows a 47uF 20% component to be used. This capacitor is labeled "Cs" in Figure 11-1.

#### 11.3.2.3 Camera Link Clock

The camera shall provide a clock on the clock pair on pins 9 and 22 of its Camera Link connector(s) within 3s, however it is recommended that the camera provides this clock in the shortest time possible.

The camera shall not at any time suspend the clock pair on pins 9 and 22 of its Camera Link connector(s) for more than 100ms.

### 11.3.3 Labeling

The camera shall be clearly marked to indicate it is a PoCL camera, either with the text "PoCL", and/or by marking with the PoCL logo.

### 11.3.4 Medium, Full, 80 bit Cameras

Figure 11-2 shows an example of a Medium/Full/80 bit system drawing over 4W.




Figure 11-2: Example of Medium/Full/80 bit systems drawing over 4W

Medium/full/80 bit configuration cameras that draw more than 4W shall implement the following requirements to ensure that Section 11.3.1.2 is met:


- a. The camera shall draw a maximum of 8W.
- b. The camera's power supply shall be designed so that it does not draw more than 4W per cable.
- c. The camera's power supply shall be designed to isolate the two Camera Link connectors, i.e. power applied to one connector shall not be injected into the other one.

d. The camera shall implement a voltage detection circuit that only enables the camera's power supply when power is present on both Camera Link cables. The value in Section 11.3.2.3 shall apply from the time when power is present on both Camera Link cables.

Note: This allows for any time delay between the SafePower circuits on each of the frame grabber's connectors, and also allows for one cable being disconnected.

Figure 11-3 shows an example of a Medium/Full/80 bit system drawing less than 4W.

Figure 11-3: Example of Medium/Full/80 bit systems drawing less than 4W



Medium/full/80 bit configuration cameras that draw less than 4W can implement a simpler system:

a. The camera can draw power from just the "base" connector, however both connectors shall comply with the SafePower requirements for components Rs and Cs.

NOTE: The requirements for Rs and Cs allow use of a non-SafePower frame grabber.

b. Alternatively the camera can draw power from both connectors. In this case the camera's power supply shall be designed to isolate the two Camera Link connector, i.e. power applied to one connector shall not be injected into the other one.

#### 11.3.5 Additional Power Connectors

A PoCL camera can have auxiliary power connectors to allow it to be used with in a system with a separate power supply in the event that the frame grabber does not support PoCL. In this case the camera shall be designed to isolate the power sources. In particular the auxiliary connector(s) shall not inject power into the frame grabber, and the Camera Link PoCL connector(s) shall not inject power into the auxiliary connector(s).

NOTE: This prevents damage in the event that both a PoCL frame grabber and the separate power supply are used concurrently.

## 11.4 Frame Grabber Requirements

## 11.4.1 Compatibility

A frame grabber can be dedicated to PoCL operation ("Dedicated PoCL frame grabber"), so always supplying 12V. Alternatively the 12V can be switchable to ground to allow the frame grabber to operate with both PoCL and conventional Camera Link cameras ("Switchable PoCL frame grabber").

### 11.4.2 Operating Requirements

### 11.4.2.1 Voltage

The frame grabber shall supply  $12V DC \pm 1V$  to pins and 1 and 26 on the Camera Link connector(s).

#### 11.4.2.2 Power

The frame grabber shall be capable of supplying 4W per cable over the full voltage range defined in Section 11.4.2.1. The 4W must be available at the camera end of the cable, thus the frame grabber must provide adequate headroom to compensate for power loss in the cable.

NOTE: It therefore needs to be able to supply 8W to a medium/full/80 bit camera.

The frame grabber shall tie together pin 1 to pin 26, and pin 13 to pin 14, on the Camera Link connector(s)

NOTE: This helps ensure that the power is equally split between the four power lines in the cable.

### 11.4.3 Protection Systems

In the event of a conventional Camera Link cable or camera being plugged into a PoCL frame grabber, the power output from the frame grabber would get shorted to ground. Protection systems are therefore needed.

### 11.4.3.1 Over-Current Protection (OCP)

All PoCL frame grabbers shall implement an over-current protection circuit to limit the transient power in the event of a power-ground short to 360mJ per cable.

The OCP shall still be implemented even if SafePower is implemented.

NOTE: The OCP is the minimum protection device to satisfy the standard, preventing damage or fire risk. It allows the implementation of low cost systems in applications with minimal risk of users connecting the wrong cables or cameras. A Polyswitch or similar resettable fuse should satisfy this requirement.

**Caution:** A resettable fuse is not intended to provide protection against continuous use with a conventional cable or camera.

#### 11.4.3.2 SafePower

SafePower is a protocol to prevent the frame grabber from attempting to supply power to a conventional cable or camera. It is recommended that it is implemented. Figure 11-4 shows an example of a SafePower implementation.

PoCL SafePower Frame Grabber PoCL Cable PoCL Camera 12V Pins 1 and 26 LPF OCP Rs Camera PSU 10k Pins 13 and 14 GND GND XCLK Pair (Pins 9 and 22) Camera Clock 52uA current source SafePower Control Logic Voltage Sense

Figure 11-4: Example SafePower Implementation

NOTE: While the OCP should prevent damage in the event of a conventional cable or camera being connected, it may not be sufficient to prevent the system's power supply from being tripped. SafePower is designed to prevent any risk of the power supply being tripped.

SafePower shall be implemented for a switchable PoCL frame grabber. Figure 11-5 shows a simplified example SafePower State Machine.




Figure 11-5: Simplified Example SafePower State Machine

A SafePower frame grabber shall meet the following requirements:

The frame grabber shall sense that a PoCL camera and cable are connected before applying power. It can do this by sensing the camera's nominal  $10k\Omega$  input resistance "Rs", in which case it shall use a sense current of  $52\mu A \pm 10\%$ .

NOTE: The  $10k\Omega / 52\mu A$  combination, with a total tolerance of 15%, gives a sensed voltage of 0.44V to 0.6V after allowing for the RC time constant of 0.57s from the 57μF maximum capacitance "Cs" with the  $10k\Omega$  input resistance. Note that if a conventional camera or cable is connected, the sensed voltage will be near zero.

b. Once power has been applied to a PoCL camera, the frame grabber shall monitor the clock pair on pins 9 and 22 of the Camera Link connector(s). If the clock is not present within the time specified in section Section 11.3.2.3 of the frame grabber supplying power, or if at any time the clock stops for more than the time specified in section Section 11.3.2.3, the frame grabber shall remove power from the camera.

NOTE: This causes power to be removed if the camera or cable is unplugged, and prevents the risk of a short should a user unplug a powered PoCL camera, and plug in a conventional camera in its place. It also allows the state machine controlling SafePower to return to its "Sense" state ready to detect a new camera. The time given in section Section 11.3.2.3 is a compromise between allowing time for the camera to start up, and the risk of a user swapping cables very soon after power is applied.

- c. Once power has been applied to a PoCL camera, the frame grabber shall monitor the voltage on pins 1 and 26 on the Camera Link connector(s). If this voltage drops to a level for more than 20ms indicating that the OCP has tripped, the frame grabber shall remove power from the camera.
- d. If the frame grabber senses that a conventional Camera Link camera or cable is connected, it shall connect its PoCL power lines to ground.

NOTE: This allows them to operate as inner shield wires. It also means that a SafePower frame grabber is inherently a Switchable PoCL frame grabber.

e. Once the PoCL power lines have been connected to ground for a conventional camera, the frame grabber shall monitor the clock pair on pins 9 and 22 of the Camera Link connector(s). If the clock is not present within the time specified in section Section 11.3.2.3 of the frame grabber supplying power, or if at any time the clock stops for more than 1s, the frame grabber shall disconnect the PoCL power lines from ground.

NOTE: This allows the state machine controlling SafePower to return to its "Sense" state ready to detect a new camera. The time of 1s is longer than for a PoCL camera in section Section 11.4.3.2b. because conventional cameras do not have any clock startup or disconnection requirements; however there is no risk of damage resulting from the power lines being left grounded, and while the loss of two of the Inner Shield lines will reduce noise immunity, if there is no clock, the system isn't in use anyway.

It is recommended that a SafePower frame grabber supports a "PoCL disabled" mode where its PoCL power lines are always connected to ground. This allows for legacy conventional cameras with very long clock startup or clock disconnection times, in case any operational problems result from the action of the PoCL sense circuit.

## 11.4.4 Support for Medium/Full/80 bit Cameras

A frame grabber implementing SafePower shall operate SafePower concurrently on two Camera Link connectors which support medium/full/80 bit operation, to minimize the time difference between the two camera connectors supplying power to the camera.

NOTE: Most of the requirements for medium/full/80 bit configuration operation apply to the camera. The PoCL section of a frame grabber need not know the difference between for instance two independent PoCL base cameras being connected and one PoCL full camera.

### 11.4.5 Power Supply Filter (LPF)

The frame grabber shall implement a low pass filter in the power supplied to each Camera Link connector with the following frequency response requirements when driving into a  $27\Omega$  test load:

- By 10kHz: At least 20dB attenuation.
- By 1MHz: At least 40dB attenuation.

NOTE: This provides clean power to the camera.

Figure 11-6: Example LPF and OCP Implementation

IN 10uH FERRITE FUSE OUT

BEAD

100uF 100nF 100uF

### 11.4.6 Labeling

The frame grabber shall be clearly marked to indicate it supports PoCL, either with the text "PoCL", and/or by marking with the PoCL logo.

Frame grabbers supporting medium/full/80 bit configurations should be so labeled.

If the frame grabber also supports SafePower, it shall also be marked with the text "SafePower".

It is recommended that if space allows these labels are on the frame grabber's end panel.

If the frame grabber does not support SafePower then it shall have a clear warning in the operations manual that connecting or disconnecting the PoCL cable or camera is only allowed when the power is off.

### 11.4.7 Indicator Lamps

It is recommended that the frame grabber has an indicator near the Camera Link connector to show when it is supplying power to that connector.

NOTE: There may not be sufficient space on the frame grabber's end panel to allow this.

## 11.5 Cable Requirements

For full details of PoCL cable requirements see Section 10.1.3.

NOTE: A cable suitable for PoCL use is also suitable for conventional Camera Link.

### 11.6 Miscellaneous

## 11.6.1 Repeaters

A PoCL Camera Link cable repeater shall not pass camera power through the repeater.

NOTE: This would result in a voltage drop along multiple cables exceeding that allowable, preventing reliable operation.

A PoCL Camera Link cable repeater shall behave like a PoCL frame grabber to the camera. The repeater therefore shall support all the requirements of Section 11.4. The repeater's power supply shall power the camera.

A PoCL compatible Camera Link cable repeater can behave like a PoCL camera to the frame grabber.

NOTE: Allowing the frame grabber to think that a PoCL camera is connected would not do any harm, but it

Camera Link Specification – v2.0

may not be very useful either.

# Index

```
A
ANSI/NEMA WC 27500, 71
В
Bit Allocation, 15, , 16, , 17
Bit Assignments, 19
C
Cable Requirements, 69
Camera Companies, 35
Camera Link Clock, 85
Camera Link connector, 57
Camera Link logos, 67
Channel Link technology, 1
compatibility of PoCL Frame Grabbers, Cables and Cameras, 79
Conductor Resistance, 77
Connector Jack Socket Requirements, 65
Connector Retention, 65
Current Capacity, 77
D
data transmission rates, 2
Ε
EIA/TIA 364-90, 71, , 72
EIA-364-107, 71
Eye Mask, 76
F
Flatlink, 31
Frame Grabber Companies, 35
Full/80 Bit, 7
Η
HDR Series connector, 58
I
Indicator Lamps, 91
Input Capacitance, 85
L
Labeling, 69, , 91
Lite/Base, 7
```

Low-voltage differential signaling (LVDS), 1

M
Mechanical Drawings, 61
Medium, 7
Mini Delta Ribbon (MDR), 57
miniature Camera Link (MiniCL) connector, 57

N National Semiconductor, 31

O Over-Current Protection, 87

pair skew, 76
Pair to pair skew, 76
Panel Link, 31
Pinout, 81
PoCL, 79
PoCL-Lite connector, 58
Port Definition, 7
Power Supply Filter (LPF), 90

R Repeaters, 91

S SafePower, 84, , 87 Shielding, 29 Shrunk Delta Ribbon (SDR) connector, 57

Threaded Fastener Requirements, 66