X86 Instruction Pipeline Mechanism




张宇轩, 廖开新

Nov 13, 2019



Why Introducing Pipeline



Typical Ins-by-Ins Workflow

Why Introducing Pipeline

Pipeline	CLK 1	CLK 2	CLK 3	CLK 4	CLK 5	CLK 6
Load Ins.	A	В	C	D	E	F
Decode Ins.	• • •	A	В	C	D	E
Execute Ins.		• • •	A	B	C	D
(OPTIONAL) LOAD OPERAND			• • •	A	В	C
(OPTIONAL) WRITE BACK				• • •	A	В

Interlaced Processing (Pipelining)



Pipeline Efficiency


Assuming:

- Any instructions can be divided similarly. (N)
- Each stage consume same CPU CLK periods.
- There is no conditional branches which may brake the pipeline. (JE, JS, etc.)

Pipeline	1	2	3	4	5	6
Load	A	В	C	D	E	В'
Decode		A	В	C	D	E
Execute			A	В	C	D
(OPTIONAL) LOAD OPRN				A	В	C
(OPTIONAL) WRITE BK					A	В




Pipeline Efficiency



Typical workflow viewed in sequential order



Pipeline Efficiency




The CPU runs N times faster thanks to pipelining!

But it almost \overline{NEVER} happens on a real CPU



Pipeline Interruptions





Pipeline Interruptions


```
2 3
 Pipeline
                           5
                                                  ; This DEMO code shows
                                                    conditional branching
                                                  ; that may interrupt
  Load
                       D
                 B
             A
                                                  ; pipeline execution.
 Decode
                                                  X DW
                             D
                 A
                                                  Y DW
 Execute
                                 D
                         B
                                                  MOV AX, X
                                                  CMP AX, Y
                                                                ; B
 (OPTIONAL)
                             B
                                     D
                         A
LOAD OPRN
                                                  JNE SomeWhere; C*
 (OPTIONAL)
                                  B
                                         D
 WRITE BK
                                                  XOR AX, X
```



Pipeline Interruptions

```
Pipeline
                                                    ; This DEMO code shows
                                                      conditional branching
                                                    ; that may interrupt
  Load
                                                    ; pipeline execution.
 Decode
                                                    X DW
                 A
                                                    Y DW
 Execute
                          B
                                                    MOV AX, X
                                                    CMP AX, Y
                                                                  ; B
 (OPTIONAL)
                               B
                          A
LOAD OPRN
                                                    JNE SomeWhere ; C *
 (OPTIONAL)
                                   B
                                           X
 WRITE BK
                                                    XOR AX, X
```

CISC Ins. Expansion



According to Intel Developers' Manual:

"CISC Instruction Expansion helps branch prediction"



UNSOLVED

```
APPROACH_1:
    REPNE SCASB
    JMP NEXT
APPROACH2:
    CMP CX, 0
    JZ NEXT
    ; JMP to L2 if DF=0
L1:
    INC DI
    CMP AL, DS: DI
    JNE L1
    DEC CX
    JNZ L1
    JMP NEXT
L2:
```

```
DSEG SEGMENT
    STR DB "HelloWorld!", "$"
DSEG ENDS
CODE SEGMENT
    ASSUME .....
START:
    MOV AL, "$"
    MOV CX, ØFFFFH
    LEA DI, STR
APPROACH_X:
NEXT:
    MOV AX, ØFFFFH
    SUB AX, CX
    ; AX = Length of string
CODE ENDS
END START
```