12C

信安2101 孙照海 202109070105

一、自定 FSM 说明

1、状态描述

设计如下状态,表示单日活动轨迹:

SO: 宿舍休息

S1: 起床并吃早餐, 吃完后有课则上课 (b=1), 无课自习, 体温异常(T>37)则

留在寝室休息

S2: 12 节上课, 若 34 有课则继续去上课(c=1), 否则自习

S3: 12 节自习、若 34 有课则去上课(c=1)、否则自习

S4: 34 节上课. 结束后去吃午餐

S5: 34 节自习. 结束后去吃午餐

S6: 吃午餐并午休, 午休结束后 56 节上课

S7: 56 节上课, 课后若有会则开会 (d=1), 无会晴天 (e=1) 跑步, 雨天自习

S8: 78 节跑步, 跑步后去吃晚餐

S9: 78 节开会

S10: 78 节自习

S11: 晚餐, 吃完后自习, 若周五直接回寝室(F=1)

S12:晚自习,结束后若有快递(q=1)去取快递,否则直接回寝休息

S13: 取快递, 取完后回寝休息

输出 pos 为位置:

00: 宿舍园区

01: 教学楼

10: 体育场

11: 快递点

2、设计代码说明

状态机描述代码如下:

输入端口为控制信号和时钟信号,输出端口为 pos,表示位置:

```
1 ≡ module fsm1(
2
      input clk,
      input a,
      input b,
      input c,
     input d,
      input e,
      input F,
      input g,
10
      input reg[6:0] T,
11
      output reg [1:0] pos
12
    );
```

使用 4 位 16 进制数表示所有状态:

parameter s0=4'h0,s1=4'h1,s2=4'h2,s3=4'h3,s4=4'h4,s5=4'h5,s6=4'h6,s7=4'h7,s8=4'h8,s9=4'h9,s10=4'ha,s11=4'hb,s12=4'hc,s13=4'hd;

下一状态判断:

```
always @(*)
= case(state)
  50:
    if(a) next st=s1;
    else next st=s0;
  51:
    if(T>=37) next st=s0;
    else if(b) next st=s2;
    else next st=s3;
  52:
    if(c) next_st=s4;
    else next st=s5;
  s3:
    if(c) next_st=s4;
    else next st=s5;
  s4: next st=s6;
  s5: next st=s6;
  s6: next_st=s7;
  57:
    if(d) next st=s9;
    else if(e) next_st=s8;
    else next st=s10;
  s8: next_st=s11;
  s9: next_st=s11;
  s10:next st=s11;
  511:
      if(F) next_st=s0;
      else next st=s12;
  s12:
      if(g) next_st=s13;
      else next st=s0;
  s13: next_st=s0;
  default: next_st=s0;
- endcase
```

状态更新与输出:

```
always @(posedge clk) state<=next_st;
 always @(*)
case(state)
 s0: pos=2'b00;
 s1: pos=2'b00;
 s2: pos=2'b01;
 s3: pos=2'b01;
 s4: pos=2'b01;
 s5: pos=2'b01;
 s6: pos=2'b00;
 s7: pos=2'b01;
 s8: pos=2'b10;
 s9: pos=2'b01;
 s10: pos=2'b01;
 s11: pos=2'b00;
 s12: pos=2'b01;
 s13: pos=2'b11;
 default: pos=2'b00;
endcase
endmodule
```

test bench 代码如下:

第一次从 s0 开始, 设定状态变化为:

s0-> s1->s2->s4->s6->s8/s10(由随机产生的 e 决定)->s11->s12->s13->s0

第二次从 s0 开始,设置 T=37,状态在 s0 和 s1 之间转换


14 个周期后设置 Y=36、状态变化为:

s0-> s1->s3->s5->s6->s9->s11->s0

此后设置 a=0, 停留在 s0 状态

```
timescale 1ns/100ps
wire [1:0] pos;
pos xpos(clk,a,b,c,d,e,F,g,T,pos);
initial clk=0;
always #50 clk=~clk;
initial
begin
a=0;b=0;c=0;d=0;e=0;F=0;e=0;g=0;T=36;
#1
 #200
 b=1:
 c=1;
#500
  a=0:
  #200
 g=1;
#500
 g=0;
a=1;
T=37;
  T=36:
 b=0;
#100
  c=0:
 d=1;
F=1;
  a=0:
  repeat(1024) @(posedge clk);
 $stop;
```

3、仿真波形说明



根据波形,可以验证状态转换与状态图一致,且 pos 输出正确。

二、EEPROM 读写代码设计及仿真

I2C 通讯协议是一种简单、双向二线制同步串行总线,只需要两根线即可在连接于总线上的器件之间传送信息。输出信号:通常由当前状态和输入信号决定。

信号说明:

clk: 时钟信号

rstn: 复位信号, 低有效;

write_op: 写命令, 高有效; 当发出 write_op 命令, 必须 等待 op_done 为高才可将 write_op

清零;

write_data[7:0]: 写数据;


reade_op: 读命令, 高有效; 当发出 read_op 命令, 必须等待 op_done 为高才可将 read_op

清零;


read_data[7:0:读数据; addr[7:0]:读写地址; op_done:读写操作完成; scl: I2C 协议的 SCL 信号; sda: I2C 协议的 SDA 信号;

进行写入:

Byte Write




■ I2C 设备单字节写操作时序如下图所示:



■ 流程:

- □ START + 器件地址 (8位,写/LSB=0) +ACK+地址 (8位) +ACK+数据 (8位) +ACK+STOP
- 8 位地址、数据均先发送第 7bit (MSB), 最后发送第 0bit (LSB);
 - **I2C** 页内多字节写操作时序如下图所示:




■ 流程:


- □ START + 器件地址(8位,写 LSB=0) +ACK+ 地址(8位) +ACK+ 数据 n (8位) +ACK+ 数据 (n+1)+ACK...+ 数据 (n+x)+ACK+STOP
- 多字节写操作只能在页 (page) 内进行。AT24C02 每页为 8 字节。
- 当 WORD ADDRESS=8'h00, 连续写 8 个字节则依次将数据写入 8'h00~8'h1f 地址:

随机读操作:

Random Read




■ **I2C** 随机读操作时序如下图所示:



■ 流程:

- □ START + 器件地址 (8位,写/LSB=0) +ACK+地址 (8位) +ACK+
- □ START+器件地址(8位,读/LSB=1) +ACK + 数据(8位, 从机发出)+NO ACK(SDA=1)+STOP
- DUMMY WRITE: 用于写入读操作的地址。
- **I2C** 顺序读操作时序如下图所示:



顺序读操作就是从上一地址开始顺序读取。假如要读取 n 字节连续数据,只需写入要读取第一个字节数据的存储地址,就可以实现连续n字节数据的顺序读取。

代码分析: 端口声明:

```
clk;
 reg
 reg
              rstn;
               write_op;
 reg
 reg [7:0] write_data;
 reg
               read_op;
 wire [7:0] read_data;
reg [7:0] addr;
 wire
               scl;
               sda;
 wire
 pullup (sda);
 i2c i2c dut (
             (clk
                         ),
 .clk
  .rstn
               (rstn
                            ),
  .write_op (write_op ),
  .write_data (write_data),
  .read_op (read_op ),
.read_data (read_data ),
  .addr (addr ),
.op_done (op_done ),
           (scl ),
(sda )
 .scl
  .sda
 );
状态:
18 parameter IDLE
                       = 8'h00,
      WAIT_WTICK0= 8'h01,
WAIT_WTICK1= 8'h02,
 20
              W_START = 8'h03,
W_DEVICE7 = 8'h04,
 21
22
              W DEVICE6 = 8'h05,
 23
 24
              W DEVICES = 8'h06,
              W DEVICE4 = 8'h07,
 25
 26
              W DEVICE3 = 8'h08,
              W DEVICE2 = 8'h09,
 27
              W DEVICE1 = 8'h0a,
 28
 29
               W DEVICEO = 8'hOb,
                         = 8'h0c
              W DEVACK
 30
               W ADDRES7 = 8'h0d,
 31
              W ADDRES6 = 8'h0e,
 32
               W ADDRESS = 8'hof,
 33
              W ADDRES4 = 8'h10,
 34
               W ADDRESS = 8'hll,
 35
              W ADDRES2 = 8'h12,
 36
               W_ADDRES1 = 8'hl3,
 37
               W ADDRESO = 8'hl4,
 38
              W_AACK
W_DATA7
                         = 8'h15,
 39
                         = 8'h16,
 40
                         = 8'h17,
               W_DATA6
 41
                         = 8'h18,
 42
              W DATA5
                         = 8'h19,
 43
               W DATA4
                         = 8'hla,
              W DATA3
 44
                         = 8'hlb,
 45
              W DATA2
                         = 8'hlc,
 46
              W DATAL
                         = 8'hld,
 47
              W_DATA0
                         = 8'hle,
 48
              W DACK
              WAIT_WTICK3= 8'hlf,
 49
              R_START = 8'h20,
R_DEVICE7 = 8'h21,
 50
 51
               R DEVICE6 = 8'h22,
 52
              R_DEVICE5 = 8'h23,
 53
               R DEVICE4 = 8'h24,
 54
               R_DEVICE3 = 8'h25,
R_DEVICE2 = 8'h26,
 55
 56
```

```
R DEVICE1 = 8'h27,
             R DEVICEO = 8'h28,
58
             R DACK = 8'h29,
59
             R DATA7
                      = 8'h2a,
60
                     = 8'h2b,
61
             R_DATA6
             R_DATA5
                        = 8'h2c,
62
63
             R DATA4
                        = 8'h2d,
€4
             R DATA3
                       = 8'h2e,
                       = 8'h2f,
65
             R DATA2
                       = 8'h30,
             R DATA1
66
             R DATAO
                      = 8'h31,
67
             R NOACK
                     = 8'h32,
68
              S STOP
                       = 8'h33,
69
70
              S STOPO = 8'h34,
71
              S STOP1 = 8'h35,
              W OPOVER = 8'h36;
72
73
74 reg [7:0] i2c, next_i/*synthesis preserve*/;
```

SCL 同步

```
207 //SCL
208 assign clr scl = scl ls
                     (i2c != IDLE ) &
209
                      (i2c != WAIT WTICKO) &
210
211
                      (i2c != WAIT WTICK1) &
                      (i2c != W_START ) &
212
                      (i2c != R_START ) & (i2c != S_STOPO ) & (i2c != S_STOP1 ) &
213
214
215
                      (i2c != W OPOVER ) ;
216
217
218 always @ (posedge clk or negedge rstn)
219 if(!rstn ) scl <=1'bl;
220 else if(clr scl) scl <=1'b0;
221 else if (scl hs ) scl <=1'bl;
```

状态更新

```
218 always @(posedge clk or negedge rstn)
219 if(!rstn ) scl <=1'bl;
220 else if(clr_scl) scl <=1'b0;
221 else if(scl_hs) scl <=1'bl;
```

读写命令的判断

下一状态判断

```
111 always @ (*)
112 case (i2c)
113
114
                    : begin next i = IDLE ; if(wr op|rd op) next i = WAIT WTICK0;end
115
        //wait tick
116
       WAIT_WTICKO: begin next_i = WAIT_WTICKO; if(scl_tick) next_i = WAIT_WTICK1;end
117
118
        WAIT_WTICK1: begin next_i = WAIT_WTICK1; if(scl_tick) next_i = W_START
119
        //START: SCL=1, SDA=1->0(scl 1c)
120
                    : begin next_i = W_START ; if(scl_tick) next i = W DEVICE7 ;end
       W START
121
122
123
        //DECIVE ADDRESS(1010_000)+WRITE(0)
       W_DEVICE7 : begin next_i = W_DEVICE7 ; if(scl_tick) next_i = W_DEVICE6 ;end
124
       W_DEVICE6 : begin next i = W_DEVICE6 ; if(scl_tick) next i = W_DEVICE5 ; end
W_DEVICE5 : begin next i = W_DEVICE5 ; if(scl_tick) next i = W_DEVICE4 ; end
125
126
        W_DEVICE4 : begin next_i = W_DEVICE4 ; if(scl_tick) next_i = W_DEVICE3 ;end
127
       W_DEVICE3 : begin next i = W_DEVICE3 ; if(scl_tick) next i = W_DEVICE2 ;end
128
       W DEVICE2 : begin next i = W DEVICE2 ; if(scl tick) next i = W DEVICE1 ;end
W DEVICE1 : begin next i = W DEVICE1 ; if(scl tick) next i = W DEVICE0 ;end
W DEVICE0 : begin next i = W DEVICE0 ; if(scl tick) next i = W DEVACK ;end
129
130
131
132
        // ACK
133
134
       W_DEVACK : begin next_i = W_DEVACK ; if(scl_tick) next_i = W_ADDRES7 ;end
135
        //WORD ADDRESS[7:0]
136
       W_ADDRES7 : begin next i = W_ADDRES7 ; if(scl_tick) next i = W_ADDRES6 ;end
W_ADDRES6 : begin next i = W_ADDRES6 ; if(scl_tick) next i = W_ADDRES5 ;end
137
138
139
       W_ADDRES5 : begin next i = W_ADDRES5 ; if(scl_tick) next i = W_ADDRES4 ;end
140
       W_ADDRES4 : begin next_i = W_ADDRES4 ; if(scl_tick) next_i = W_ADDRES3 ;end
        W_ADDRES3 : begin next_i = W_ADDRES3 ; if(scl_tick) next_i = W_ADDRES2 ;end
141
       W ADDRES2 : begin next i = W ADDRES2 ; if (scl tick) next i = W ADDRES1 ;end
W ADDRES1 : begin next i = W ADDRES1 ; if (scl tick) next i = W ADDRES0 ;end
W ADDRES0 : begin next i = W ADDRES0 ; if (scl tick) next i = W AACK ;end
142
143
144
145
146
        // ACK
147
       W AACK
                   : begin next i = W AACK
                                        (scl_tick&wr_op) next i = W DATA7;
148
                               if
                                else if(scl_tick@rd_op ) next_i = WAIT_WTICK3;
149
150
                         end
```

```
151
       //WRITE DATA[7:0]
152
       W DATA7
                 : begin next_i = W_DATA7
                                               ; if (scl_tick) next_i = W_DATA6
                                                                                      ;end
       W DATA6
                   : begin next_i = W DATA6
                                                ; if (scl_tick) next i = W DATA5
153
                                                ; if (scl_tick) next_i = W_DATA4
154
       W DATA5
                  : begin next i = W DATA5
                                                                                      ;end
                  : begin next_i = W_DATA4
                                                ; if(scl_tick) next_i = W_DATA3
155
       W DATA4
                                                                                      :end
                  : begin next i = W DATA3
                                                ; if(scl_tick) next_i = W_DATA2
156
       W DATA3
                                                                                      ; end
157
       W DATA2
                 : begin next_i = W_DATA2
                                                ; if (scl_tick) next_i = W_DATA1
                                                                                      ; end
158
       W DATA1
                  : begin next i = W DATA1
                                                ; if (scl tick) next i = W DATA0
                                                                                      ;end
                 : begin next_i = W_DATA0
                                               ; if(scl_tick) next_i = W_DACK
       W DATAO
159
                                                                                      ; end
160
       // ACK
161
       W DACK
                : begin next i = W DACK ; if(scl tick) next i = S STOP
162
163
164
165
       //Current Address Read
166
       //START: SCL=1, SDA=1->0(scl lc)
       WAIT WTICK3: begin next i = WAIT WTICK3; if (scl tick) next i = R START
167
       R START : begin next i = R START ; if(scl tick) next i = R DEVICE7 ;end
168
169
170
       //DECIVE ADDRESS(1010_000)+READ(1)
       R_DEVICE7 : begin next_i = R_DEVICE7 ; if(scl_tick) next_i = R_DEVICE6 ;end
171
       R_DEVICE6 : begin next i = R_DEVICE6 ; if(scl_tick) next i = R_DEVICE5 ;end
172
       R_DEVICE5 : begin next_i = R_DEVICE5 ; if(scl_tick) next_i = R_DEVICE4 ;end
173
       R DEVICE4 : begin next i = R DEVICE4 ; if(scl tick) next i = R DEVICE3 ;end
174
175
       R_DEVICE3 : begin next_i = R_DEVICE3 ; if(scl_tick) next_i = R_DEVICE2 ;end
       R_DEVICE2 : begin next i = R_DEVICE2 ; if(scl_tick) next i = R_DEVICE1 ; end
R_DEVICE1 : begin next i = R_DEVICE1 ; if(scl_tick) next i = R_DEVICE0 ; end
176
177
       R_DEVICEO : begin next_i = R_DEVICEO ; if(scl_tick) next_i = R_DACK
178
                                                                                      :end
179
       // ACK
180
181
       R DACK
                  : begin next i = R DACK
                                               ; if (scl tick) next i = R DATA7
                                                                                      ;end
182
183
       //READ DATA[7:0], SDA:input
184
       R DATA7
                 : begin next i = R DATA7
                                                ; if(scl_tick) next_i = R_DATA6
                   : begin next i = R DATA6
185
       R DATA6
                                                ; if (scl tick) next i = R DATA5
                                                                                      ; end
                                                ; if(scl_tick) next_i = R_DATA4
       R DATA5
                  : begin next_i = R_DATA5
186
                                                                                      ; end
                  : begin next i = R DATA4
                                                ; if (scl_tick) next_i = R_DATA3
187
       R DATA4
                                                                                      :end
188
       R DATA3
                  : begin next_i = R_DATA3
                                                ; if(scl_tick) next_i = R_DATA2
                                                                                      ; end
189
       R DATA2
                   : begin next i = R DATA2
                                                ; if (scl tick) next i = R DATAl
                                                                                      ;end
                                                ; if (scl_tick) next_i = R_DATA0
       R DATA1
                  : begin next i = R DATA1
190
                                                                                      ; end
       R DATAO
                  : begin next i = R DATA0
                                                ; if(scl_tick) next i = R NOACK
191
                                                                                      ; end
192
193
       // NO ACK
194
       R NOACK : begin next i = R NOACK
                                               ; if (scl tick) next i = S STOP
                                                                                      :end
195
    196 // STOP
    197
          S_STOP
                     : begin next_i = S_STOP
                                               ; if(scl_tick) next_i = S_STOP0
                                                                                 :end
                   : begin next i = S_STOPO
: begin next i = S_STOPO
: begin next i = S_STOPI
                                               ; if(scl_tick) next_i = S_STOP1
; if(scl_tick) next_i = W OPOVER
    198
          S STOPO
                                                                                 :end
          S STOP1
    199
                                                                                 ; end
    200
    201
           // WAIT write_op=0,read_op=0;
          W_OPOVER : begin next_i = W_OPOVER ; if(d5ms_over)next_i = IDLE
    203 default
                    : begin next i = IDLE
    204 endcase
    205
    206
    207
    208
        assign clr_scl = scl_ls
                        (i2c != IDLE
                         (i2c != WAIT_WTICKO)
    210
    211
                         (i2c != WAIT WTICK1)
                        (i2c != W START
    212
    213
                        (i2c != R START
                        (i2c != S_STOPO
    214
                        (i2c != S STOP1
    215
    216
                        (i2c != W OPOVER
    218 always @ (posedge clk or negedge rstn)
    219
        if(!rstn
                       ) scl <=1'bl;
    220 else if(clr_scl) scl <=1'b0;
    221 else if (scl hs ) scl <=1'bl;
```

SCL 同步实现

```
208
    assign clr scl = scl ls
                    (i2c != IDLE ) 6
209
                    (i2c != WAIT WTICKO) &
210
                    (i2c != WAIT WTICK1) &
211
                    (i2c != W START ) &
212
                    (i2c != R START
213
                                    ) &
                    (i2c != S STOPO ) &
214
215
                    (i2c != S STOP1 ) &
216
                    (i2c != W OPOVER ) ;
217
218 always @ (posedge clk or negedge rstn)
219 if(!rstn
              ) scl <=1'bl;
220 else if(clr_scl) scl <=1'b0;
221 else if(scl hs ) scl <=1'bl;
222
```

SDA

```
223 //SDA
224 reg [7:0] i2c_reg;
225
226 assign start clr = scl lc & ((i2c == W START )) (i2c == R START ));
227 assign ld wdevice = scl lc & (i2c == W DEVICE7);
228 assign ld waddres = scl lc & (i2c == W ADDRES7);
229 assign ld wdata = scl lc & (i2c == W DATA7 );
230 assign ld_rdevice = scl_lc & (i2c == R_DEVICE7);
231 assign noack_set = scl_lc & (i2c == R_NOACK );
232 assign stop_clr = scl_lc & (i2c == S_STOP );
233 assign stop_set = scl_lc & ((i2c == S_STOPO )|(i2c == WAIT_WTICK3));
234
235 assign i2c_rlf = scl_lc & (
236
                      (i2c == W DEVICE6 )
237
                      (i2c == W DEVICE5 )
238
                      (i2c == W DEVICE4 )
239
                      (i2c == W DEVICE3 )
                      (i2c == W_DEVICE2 )
240
241
                      (i2c == W DEVICE1 )
242
                      (i2c == W DEVICEO )
                      (i2c == W ADDRES6 )
243
                      (i2c == W ADDRES5 )
244
                      (i2c == W ADDRES4 )
245
                      (i2c == W ADDRES3 )
246
247
                     (i2c == W ADDRES2 )
                     (i2c == W ADDRES1 )
248
249
                      (i2c == W ADDRESO )
                      (i2c == W_DATA6 )
250
251
                      (i2c == W DATA5
                                        )
                      (i2c == W DATA4
                                       )
252
                      (i2c == W DATA3
253
                                       )
                      (i2c == W DATA2
                                      )
254
                      (i2c == W DATA1 )
255
256
                      (i2c == W DATA0
                                      )
                      (i2c == R DEVICE6 )
257
258
                      (i2c == R DEVICE5 )
259
                      (i2c == R DEVICE4 )
                      (i2c == R DEVICE3 )
260
261
                      (i2c == R DEVICE2 )
                      (i2c == R DEVICE1 )
262
                     (i2c == R DEVICEO ) );
263
264
```

```
265 always @(posedge clk or negedge rstn)
266 if(!rstn ) i2c_reg <= 8'hff;</pre>
                       ) i2c_reg <= 8'hff;
267 else if(start_clr ) i2c_reg <= 8'h00;</pre>
                                                  // "start"
268 else if(ld wdevice) i2c reg <= {4'bl010,3'b000,1'b0}; // DECIVE ADDRESS(1010 000) +WRITE(0)
269 else if(ld_waddres) i2c_reg <= addr;</pre>
                                                // WORD ADDRESS[7:0]
270
     else if(ld_wdata ) i2c_reg <= write_data; // WRITE DATA[7:0]
     else if(ld_rdevice) i2c_reg <= {4'b1010,3'b000,1'b1}; // DECIVE ADDRESS(1010_000)+READ(1)
271
     else if(noack_set ) i2c_reg <= 8'hff;</pre>
272
                                                  // "no ack"
                                                  // "stop 0"
     else if(stop_clr ) i2c_reg <= 8'h00;
274
    else if(stop_set ) i2c_reg <= 8'hff;
                                                   // "stop 1"
    else if(i2c_rlf ) i2c_reg <= {i2c_reg[6:0],1'b0};
    assign sda o = i2c reg[7];
277
278
279 assign clr sdaen = (i2c == IDLE ) |
280
281
                         scl lc & (
                         (i2c == W DEVACK)
282
                         (i2c == W_AACK )
283
                         (i2c == W DACK )
284
                         (i2c == R DACK )
285
                         (i2c == R DATA7 ) ) ) ;
286
287
288 assign set_sdaen = scl_lc & (
                         (i2c == WAIT WTICKO)
289
                         (i2c == W_ADDRES7 ) |
290
                         (i2c == W DATA7
291
                          (i2c == WAIT WTICK3)
292
                         (i2c == S_STOP
                         (i2c == S_STOP ) |
//(i2c == R_DATA7 )
(i2c == R_NOACK ));
293
294
295
296 reg sda_en;
297 always @(posedge clk or negedge rstn)
298 if(!rstn
                      ) sda_en <= 0;
     else if(clr_sdaen) sda_en <= 0;
300 else if (set_sdaen) sda_en <= l'bl;
302 assign sda = sda_en ? sda_o : l'bz;
```

操作结束,等待

```
318 // op done
319
    assign op done = d5ms over;
320
321
    // Write Cycle(5ms)
    // 6MHZ = 166ns, 5ms/166ns = 30120 = 0x75A8
322
323 reg [15:0] d5ms_cnt;
324 always @ (posedge clk or negedge rstn)
325 if(!rstn
                        ) d5ms cnt <= 0;
326 else if(i2c==W OPOVER) d5ms cnt <= d5ms cnt+1'b1;
327
    else
                           d5ms cnt <= 0;
328
329
    assign d5ms over = (rd op) ? (d5ms cnt=='h1f) : (d5ms cnt=='h75A8);
330
331
332
    endmodule
333
```