



# 电力线通信 模拟前端


查询样品: AFE031

## 特性

- 具有过热保护和过载电流保护的集成电力线驱动器
- 符合 EN50065-1
- PRIME 认证的
- 大输出摆幅: 在 1.5 A<sub>时,12 V</sub>PP (15-V 电源情况下)
- 低功耗: 15 mW (接收模式)
  - 可编程Tx和Rx滤波器
- 支持 EN50065 CENELEC A, B, C, D 频带
- 支持 FSK, S-FSK, 和 OFDM
- 支持 PRIME, G3, IEC 61334
- 接收敏感度: 20 μV<sub>RMS</sub>
- 可编程Tx/Rx 增益控制
- 四线制串行外设接口
- 2 个集成零交叉检测器
- 双线收发器缓冲器
- 48-引脚 QFN PowerPAD™ 封装
- 扩展结点范围: -40°C 至 +125°C

## 应用范围

- 电子仪表
- 照明
- 太阳能
- 领示线



## 说明

AFE031 是一款低成本、集成的电力线通信 (PLC) 模拟前端 (AFE)设备 ,当受控于DSP微控制器是,此设备能与电源线进行电容或者转换器耦合连接。 它非常适合驱动低阻抗线路,此类线路要求向电抗负载注入高达 1.5 A。 集成接收器能够检测最低 20 μV<sub>RMS</sub> 信号并能提供广泛的增益选项以适应不同的输入信号条件。这个单片集成型电路为电源线通信应用提供高可靠性。

AFE031 传输功率放大器运行在电压范围在 7 V 至 24 V 的单电源供电模式下。 在最大输出电流时,一个宽度输出摆幅提供一个额定 15-V 电源的 12-V<sub>PP</sub> (I<sub>OUT</sub> = 1.5 A) 功能。 此模拟和数字信号电路由3.3V单电源供电。

在过热和短路情况下,AFE031 收到内部保护。 它还提供可调节电流上限。 提供中断输出以指示电流上限和温度上限。 还有一个关断引脚可用于快速将设备置于最低功耗状态。 通过四连线串行外设接口,或者 串行外设接口 (SPI)TM, 每个功能块可被开启或者关闭以优化功率耗散。

AFE031 被安置在一个耐热增强型、表面贴装的 PowerPAD 封装中 (QFN-48)。 运行在扩展工业应用 结点温度范围:  $-40^{\circ}$  至  $+125^{\circ}$  。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD, C2000 are trademarks of Texas Instruments. 串行外设接口 (SPI) is a trademark of Motorola, Inc. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
AFE031AIRGZT	QFN-48 PowerPAD	RGZ	AFE031A
AFE031AIRGZR	QFN-48 PowerPAD	RGZ	AFE031A

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

		VALUE	UNIT
Supply voltage, PA_V <sub>S</sub>		+26	V
Signal input terminal,	Voltage <sup>(2)</sup>	PA_GND – 0.4 to PA_V <sub>S</sub> + 0.4	V
pins 18,19	Current <sup>(2)</sup>	±10	mA
Supply voltage, AV <sub>DD</sub>		+5.5	V
Signal input terminal,	Voltage <sup>(2)</sup>	AGND – 0.4 to AV <sub>DD</sub> + 0.4	V
pins 13, 15, 16, 21, 23, 24, 25, 28, 32, 34, 35, 38, 39, 46	Current <sup>(2)</sup>	±10	mA
Signal input terminal, pin 27	Voltage limit	±10	V
Signal input terminal, pin 10	Current limit	±10	mA
Supply voltage, DV <sub>DD</sub>		+5.5	V
Signal input terminal,	Voltage <sup>(2)</sup>	DGND – 0.4 to DV <sub>DD</sub> + 0.4	V
pins 3, 4, 6, 7, 8	Current <sup>(2)</sup>	±10	mA
Signal output terminal, pins 5, 9, 14, 17, 20, 22, 26, 31, 33, 36, 37, 47, 48	Current <sup>(2)</sup>	Continuous	
Output short-circuit (PA), pins 4	2,43 <sup>(2)(3)(4)</sup>	Continuous	
Operating temperature, T <sub>A</sub> <sup>(4)</sup>		-40 to +150	°C
Storage temperature, T <sub>A</sub>		−55 to +150	°C
Junction temperature, T <sub>J</sub>		+150	°C
	Human body model (HBM)	3000	V
ESD ratings	Machine model (MM)	200	V
	Charged device model (CDM)	500	V

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

<sup>(2)</sup> Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.4 V beyond the supply rails should be current limited to 10 mA or less. Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.4 V beyond the supply rails should be current limited to 10 mA or less.

<sup>(3)</sup> Short-circuit to ground.

<sup>(4)</sup> The AFE031 automatically goes into shutdown at junction temperatures that exceed +150°C.



# **ELECTRICAL CHARACTERISTICS: Transmitter (Tx)**

				AFE031		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
Tx_DAC	•		•			
Output range			GND + 0.1		$AV_{DD} - 0.1$	V
Resolution		1,024 steps, 10-bit DAC		3.2		mV
Total harmonic distortion at 62.5 kHz <sup>(1)</sup>	THD					
Second harmonic distortion				-73		dB
Third harmonic distortion				-56		dB
Fourth harmonic distortion				-94		dB
Data rate				1.5		MSPS
Tx_PGA						
Input						
Input voltage range			GND - 0.1		AV <sub>DD</sub> + 0.1	V
		G = 1 V/V		58		kΩ
	_	G = 0.707 V/V		68		kΩ
Input resistance	R <sub>I</sub>	G = 0.5 V/V		77		kΩ
		G = 0.25 V/V		92		kΩ
Frequency Response	'				•	
		DAC mode enabled				
		G = 1 V/V		8		MHz
Bandwidth	BW	G = 0.707 V/V		9		MHz
		G = 0.5 V/V		10		MHz
		G = 0.25 V/V		12		MHz
Output	"					
Voltage output swing from AGND or AV <sub>DD</sub>	Vo	$R_{LOAD} = 10 \text{ k}\Omega$ , connected to $AV_{DD}/2$		10	100	mV
Maximum continuous		Sourcing		25		mA
current, dc	Io	Sinking		25		mA
Output resistance	Ro	f = 100 kHz		1		Ω
Gain						
Gain error		For all gains	-1	±0.1	+1	%
Gain error drift		$T_{.1} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		6		ppm/°C

<sup>(1)</sup> Total harmonic distortion measured at output of Tx\_PGA configured in a gain of 1 V/V with an amplitude of 3 V<sub>PP</sub>, at a 1-MHz sample rate.



# **ELECTRICAL CHARACTERISTICS: Transmitter (Tx) (continued)**

			AFE031			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
Tx_FILTER		-				
nput						
Input voltage range		GND - 0.1		$AV_{DD} + 0.1$	V	
Input resistance (Tx_F_IN1 and Tx_F_IN2)			43		kΩ	
Frequency Response						
CENELEC A Mode						
Passband frequency	−3 dB		95		kHz	
Stop band attenuation		-50	-60		dB	
Stop band frequency			910		kHz	
Filter gain			0		dB	
CENELEC B/C/D Modes						
Passband frequency	−3 dB		145		kHz	
Stop band attenuation		-50	-60		dB	
Stop band frequency			870		kHz	
Filter gain			0		dB	
Output	•			·		
Voltage output swing from $$\rm V_{C}$$	$R_{LOAD} = 10 \text{ k}\Omega$ , connected to $AV_{DD}/2$		10	100	mV	
Maximum continuous	Sourcing		25		mA	
current, dc	Sinking		25		mA	
Output resistance R <sub>C</sub>	f = 100 kHz		1		Ω	
Fransmitter Noise	•			·		
Integrated noise at PA output (2)						
CENELEC Band A (40 kHz to 90 kHz)	Noise-reducing capacitor = 1 nF from pin 19 to ground		435		μV <sub>RMS</sub>	
CENELEC Bands B/C/D (95 kHz to 140 kHz)	Noise-reducing capacitor = 1 nF from pin 19 to ground		460		μV <sub>RMS</sub>	

<sup>(2)</sup> Includes DAC, Tx\_PGA, Tx\_Filter, PA, and REF1 bias generator.



# **ELECTRICAL CHARACTERISTICS: Power Amplifier (PA)**

				AFE031		
PARAMETER		CONDITIONS	MIN TYP		MAX	UNIT
Input					•	
Input voltage range			GND - 0.1		PA_V <sub>S</sub> + 0.1	V
Input resistance	R <sub>I</sub>			20		kΩ
Frequency Response						
Bandwidth E	3W	$I_{LOAD} = 0$		670		kHz
Slew rate	SR	10-V step		19		V/µs
Full-power bandwidth		V <sub>OUT</sub> = 10 V <sub>PP</sub>		300		kHz
AC PSRR		f = 50 kHz		14		dB
Output						
Voltage output swing from	.,	I <sub>O</sub> = 300 mA, sourcing		0.3	1	V
PA_V <sub>S</sub>	V <sub>O</sub>	$I_O = 1.5 A$ , sourcing		1.7	2	V
Voltage output swing from	.,	I <sub>O</sub> = 300 mA, sinking		0.3	1	V
PA_Gnd	Vo	I <sub>O</sub> = 1.5 A, sinking		1.3	2	V
Maximum continuous current, dc	Io	7.5 kΩ connected to PA_I <sub>SET</sub>	1.5			Α
Maximum peak current, ac		$T_J = -40$ °C to +125°C; f = 50 kHz		1.7		Α
Output resistance	Ro	I <sub>O</sub> = 1.5 A		0.1		Ω
PA disabled						
Output impedance		f = 100 kHz, REF1 enabled		145 II 120		kΩ II pF
Output current limit range				±0.4 to ±1.5		Α
Ourseast Facility and the s			I <sub>LIM</sub> = 20 k	Ω • [1.2 V/(R <sub>SE</sub>	<sub>T</sub> + 5 kΩ)]	Α
Current limit equation		Solved for R <sub>SET</sub> (Current Limit)	R <sub>SET</sub> = [(20	0 kΩ • 1.2 V/I <sub>LIN</sub>	<sub>Λ</sub> ) – 5 kΩ]	Ω
Gain		R <sub>LOAD</sub> = 1 kΩ			<u> </u>	
Nominal gain	G			6.5		V/V
Gain error			-1	0.1	+1	%
Gain error drift		$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±1		ppm/°C
TSENSE Diode						
Diode ideality factor	η			1.033		
Thermal Shutdown			•	,	•	
Junction temperature at shutdown				+160		°C
Hysteresis				15		°C
Return to normal operation				+145		°C



# **ELECTRICAL CHARACTERISTICS: Receiver (Rx)**

At  $T_J = +25$ °C,  $PA_V_S = 16 \text{ V}$ ,  $V_{AVDD} = V_{DVDD} = 3.3 \text{ V}$ , and  $10 \text{ k}\Omega$  connected to  $PA_ISET$  (pin 46), unless otherwise noted.

				AFE031		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
Rx PGA1			*			
Input						
Input voltage range				10		V <sub>PP</sub>
		G = 2 V/V		10		kΩ
	_	G = 1 V/V		15		kΩ
Input resistance	R <sub>I</sub>	G = 0.5 V/V		20		kΩ
		G = 0.25 V/V		24		kΩ
Frequency Response	I					
		G = 2 V/V		6		MHz
		G = 1 V/V		10		MHz
Bandwidth E	SW	G = 0.5 V/V		13		MHz
		G = 0.25 V/V		15		MHz
Output						
Voltage output swing from	, 5	010 11 11 11 15		• -		
AGND or AV <sub>DD</sub>	V <sub>O</sub> R <sub>LOA</sub>	$_{\rm D}$ = 6 k $\Omega$ , connected to AV $_{\rm DD}/2$		10	100	mV
Maximum continuous surrent de		Sourcing		25		mA
Maximum continuous current, dc	Io	Sinking		25		mA
Output resistance	₹0	G = 1, f = 100 kHz		1		Ω
Gain						
		G = 0.25 V/V	-1	±0.1	+1	%
		G = 0.5 V/V	-1	±0.1	+1	%
Gain error		G = 1 V/V	-1	±0.1	+1	%
		G = 2 V/V	-2	±0.2	+2	%
Gain error drift		$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		1		ppm/°C
Rx Filter		·				
Input						
Input voltage range			GND - 0.1		AV <sub>DD</sub> + 0.1	V
	R <sub>IN</sub>			6	- 55	kΩ
Frequency Response						
CENELEC A Mode	Rx	C1 = 680 pF, Rx_C2 = 680 pF				
Passband frequency		-3 dB		90		kHz
Stop band attentuation			-25	-33		dB
Stop band frequency				270		kHz
Filter gain				0		dB
CENELEC B/C/D Modes	Ry	C1 = 270 pF, Rx_C2 = 560 pF				<u> </u>
Passband frequency	10/_	-3 dB		145		kHz
Stop band attentuation			-23	-27		dB
Stop band frequency			25	350		kHz
Filter gain				0		dB
Output				0		uБ
Voltage output swing from	Vo R <sub>LOAI</sub>	$_{\rm D}$ = 10 kΩ, connected to AV <sub>DD</sub> /2		10	100	mV
AGND or AV <sub>DD</sub>	J · ·LOAI	Sourcing		25		mA
Maximum continuous current, dc	Io	Sinking		25		mA
Output resistance	₹0	f = 100 kHz		5		Ω



# **ELECTRICAL CHARACTERISTICS: Receiver (Rx) (continued)**

				AFE031		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
Rx PGA2	•					
Input						
Input voltage range			GND - 0.1		$AV_{DD} + 0.1$	V
,		G = 64 V/V		1.7		kΩ
Input impodance	D	G = 16 V/V		6.3		kΩ
Input impedance	R <sub>I</sub>	G = 4 V/V		21		kΩ
		G = 1 V/V		53		kΩ
Frequency Response						
		G = 64 V/V		300		kHz
Bandwidth	BW	G = 16 V/V		800		kHz
Dariuwiutii	DVV	G = 4 V/V		1.4		MHz
		G = 1 V/V		4		MHz
Output						
Voltage output swing from AGND or AV <sub>DD</sub>	Vo	$R_{LOAD} = 10 \text{ k}\Omega$ , connected to $AV_{DD}/2$		10	100	mV
Maximum continuous surrent de	-	Sourcing		25		mA
Maximum continuous current, dc	Ι <sub>Ο</sub>	Sinking		25		mA
Output impedance	Ro	G = 1, f = 100 kHz		1		Ω
Gain						
		G = 1 V/V	-2	±1	2	%
Gain error		G = 4 V/V	-2	±1	2	%
Gain error		G = 16 V/V	-2	±1	2	%
	-	G = 64 V/V	-4	±1	4	%
Gain error drift		$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		6		ppm/°C
Rx Sensitivity						
Integrated noise, RTI <sup>(1)</sup>						
CENELEC Band A (40 kHz to 90 kHz)		Noise-reducing capacitor = 1 µF from pin 28 to ground		14		$\mu V_{RMS}$
CENELEC Bands B/C/D (95 kHz to 140 kHz)		Noise-reducing capacitor = 1 µF from pin 28 to ground		11		$\mu V_{RMS}$

<sup>(1)</sup> Includes Rx PGA1, Rx\_Filter, Rx PGA2, and REF2 bias generator.



# **ELECTRICAL CHARACTERISTICS: Digital**

				AFE031		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
Digital Inputs (SCLK, DIN, CS,	DAC, SE	0)				
Leakage input current		$0 \le V_{IN} \le DV_{DD}$	-1	0.01	1	μA
Input logic levels						
High-level input voltage	V <sub>IH</sub>		0.7 • DV <sub>DD</sub>			V
Low-level input voltage	$V_{IL}$				0.3 • DV <sub>DD</sub>	V
SD pin high		SD > 0.7 • DV <sub>DD</sub>	AFE	E031 in shutdo	wn	
SD pin low		$SD < 0.3 \bullet DV_{DD}$	AFE03	1 in normal ope	eration	
DAC pin high		DAC > 0.7 • DV <sub>DD</sub>	SPI acc	ess to DAC R	egister	
DAC pin low		DAC < 0.3 • DV <sub>DD</sub>	SPI access	s to Command Registers	and Data	
Digital Outputs (DO, ZC_OUT)						
High-level output voltage	V <sub>O</sub> н	I <sub>OH</sub> = 3 mA	DV <sub>DD</sub> - 0.4		$DV_DD$	V
Low-level output voltage	V <sub>OL</sub>	$I_{OL} = -3 \text{ mA}$	GND		GND + 0.4	V
Digital Outputs (INT, Tx_Flag,	Rx_Flag	)	·			
High-level output current	I <sub>OH</sub>	$V_{OH} = 3.3 \text{ V}$			1	μΑ
Low-level output voltage	V <sub>OL</sub>	$I_{OL} = 4 \text{ mA}$			0.4	V
Low-level output current	I <sub>OL</sub>	$V_{OL} = 400 \text{ mV}$	4			mA
INT pin high (open drain)		INT sink current < 1 µA	N	ormal operation	n	
INT pin low (open drain) <sup>(1)</sup>		INT < 0.4 V	Indicates a	ın interrupt has	occurred	
Tx_Flag high (open drain)		Tx_Flag sink current < 1 μA	Indicat	es Tx block is	ready	
Tx_Flag low (open drain)		Tx_Flag < 0.4 V	Indicates	Tx block is no	ot ready	
Rx_Flag high (open drain)		Rx_Flag sink current < 1 µA	Indicat	es Rx block is	ready	
Rx_Flag low (open drain)		Rx_Flag < 0.4 V	Indicates	Rx block is no	ot ready	
DIGITAL TIMING						
Gain Timing						
Gain select time				0.2		μs
Shutdown Mode Timing						
Enable time				4.0		μs
Disable time				2.0		μs
POR Timing						
Power-On Reset power-up	time	DV <sub>DD</sub> ≥ 2 V		50		μs

<sup>(1)</sup> When an interrupt is detected (INT pin low), the contents of the I\_Flag and T\_Flag Registers can be read to determine the reason for the interrupt.



## **ELECTRICAL CHARACTERISTICS: Two-Wire Interface**

At  $T_{.I}$  = +25°C,  $PA_{..}V_{S}$  = 16 V,  $V_{AVDD}$  =  $V_{DVDD}$  = 3.3 V, and 10 k $\Omega$  connected to  $PA_{..}ISET$  (pin 46), unless otherwise noted.

				AFE031		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
TWO-WIRE TRANSMITTER	*		<u>,                                      </u>	*		
Frequency range <sup>(1)</sup>				50		kHz
Leakage input current (E_Tx_In, E_Tx_Clk)		$0 \le V_{IN} \le DV_{DD}$	-1	0.01	1	μΑ
Input logic levels (E_Tx_In, E_Tx_Clk)						
High-level input voltage	V <sub>IH</sub>		0.7 • DV <sub>DD</sub>			V
Low-level input voltage	V <sub>IL</sub>				0.3 • DV <sub>DD</sub>	V
Output logic levels (E_Tx_Out)						
High-level output voltage	V <sub>O</sub>	I <sub>OH</sub> = 3 mA	AV <sub>DD</sub> - 0.4		AV <sub>DD</sub>	V
Low-level output voltage	V <sub>OL</sub>	$I_{OL} = -3 \text{ mA}$	GND		GND + 0.4	V
TWO-WIRE RECEIVER				<u> </u>	<u> </u>	
Gain				-4.5		dB
Frequency range				300		kHz
Max sink current				25		mA
Max source current				25		mA
Input terminal offset		Referenced to V <sub>AVDD</sub> /2	-100	10	100	mV
Input impedance				78		kΩ
ZERO CROSSING DETECTOR						
Input voltage range			AV <sub>DD</sub> - 0.4		AV <sub>DD</sub> + 0.4	V
Input current range			-10		+10	mA
Input capacitance				3		pF
Rising threshold			0.45	0.9	1.35	V
Falling threshold			0.25	0.5	0.75	V
Hysteresis			0.20	0.4	0.60	V
Jitter		50 Hz, 240 V <sub>RMS</sub>		10		ns

<sup>(1)</sup> The two-wire transmitter circuit is tested at  $Tx_CLK = 10 MHz$ .

## **ELECTRICAL CHARACTERISTICS: Internal Bias Generator**

				AFE031		
PARAMETER		CONDITIONS	MIN	MIN TYP		UNIT
REF1 (Pin 19)	·					
Bias voltage				PA_V <sub>S</sub> /2		V
Input resistance	Rı			4		kΩ
Turn-on time		Noise-reducing capacitor = 1 nF from pin 19 to ground		20		ms
Turn-off time		Noise-reducing capacitor = 1 nF from pin 19 to ground		20		ms
REF2 (Pin 28)	·					
Bias voltage				V <sub>AVDD</sub> /2		V
Input resistance	Rı			4		kΩ
Turn-on time		Noise-reducing capacitor = 1 µF from pin 28 to ground		20		ms
Turn-off time		Noise-reducing capacitor = 1 µF from pin 28 to ground		20		ms



## **ELECTRICAL CHARACTERISTICS: Power Supply**

At  $T_J$  = +25°C, PA\_V<sub>S</sub> = 16 V,  $V_{AVDD}$  =  $V_{DVDD}$  = 3.3 V, and 10 k $\Omega$  connected to PA\_ISET (pin 46), unless otherwise noted.

				AFE031			
PARAMETER	CONDITIONS		MIN	TYP	MAX	UNIT	
Operating Supply Range				•			
Power amplifier supply voltage	PA_V <sub>S</sub>		+7		+24	V	
Digital supply voltage	$DV_DD$		+3.0		+3.6	V	
Analog supply voltage	AV <sub>DD</sub>		+3.0		+3.6	V	
Quiescent Current		SD pin low					
Dower amplifier ourrent		$I_O = 0$ , PA = On <sup>(1)</sup>		49	61	mA	
Power amplifier current	IQPA_VS	I <sub>O</sub> = 0, PA = Off <sup>(2)</sup>		10		μΑ	
		Tx configuration (3)		1.2		mA	
Digital supply current	I <sub>QDVDD</sub>	Rx configuration (4)		5		μA	
		All blocks disabled <sup>(5)</sup>		5		μA	
		Tx configuration (3)		2.8	3.7	mA	
Analog supply current	I <sub>QAVDD</sub>	Rx configuration (4)		3.6	5.3	mA	
		All blocks disabled <sup>(5)</sup>		30		μA	
Shutdown (SD)	1		1 1	,			
Power amplifier supply voltage	PA_V <sub>S</sub>	SD pin high		75	150	μA	
Digital supply voltage	$DV_DD$	SD pin high		5	10	μA	
Analog supply voltage	$AV_{DD}$	SD pin high		15	40	μA	
Temperature				<u> </u>	<u>  </u>		
Specified range			-40		+125	°C	

- (1) Enable1 Register = 00100011, Enable2 Register = 00001110.
- (2) Enable1 Register = 00000100, Enable2 Register = 00000110.
- (3) In the Tx configuration, the following blocks are enabled: DAC, Tx, PA, REF1, and REF2. All other blocks are disabled. Enable1 Register = 00100011, Enable2 Register = 00001110.
- (4) In the Rx configuration, the following blocks are enabled: Rx, REF1, and REF2. All other blocks are disabled. Enable1 Register = 000001100 Enable2 Register = 00000110
- 00000100, Enable2 Register = 00000110. (5) Enable1 Register = 00000000, Enable2 Register = 00000000.

#### THERMAL INFORMATION

		AFE031	
	THERMAL METRIC <sup>(1)</sup>	RGZ (QFN)	UNITS
		48 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	27.8	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	12.1	
$\theta_{JB}$	Junction-to-board thermal resistance	7.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	*C/VV
ΨЈВ	Junction-to-board characterization parameter	7.4	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	1.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## **SPI TIMING REQUIREMENTS**

PARAMETER		CONDITION	MIN	TYP	MAX	UNIT
Input capacitance				1		pF
Input rise/fall time	t <sub>RFI</sub>	CS, DIN, SCLK			2	ns
Output rise/fall time	t <sub>RFO</sub>	DOUT			10	ns
CS high time	t <sub>CSH</sub>	<del>CS</del>	20			ns
SCLK edge to CS fall setup time	t <sub>CS0</sub>		10			ns
CS fall to first SCLK edge setup time	tcssc		10			ns
SCLK frequency	f <sub>SCLK</sub>				20	MHz
SCLK high time	t <sub>HI</sub>		20			ns
SCLK low time	t <sub>LO</sub>		20			ns
SCLK last edge to CS rise setup time	t <sub>SCCS</sub>		10			ns
CS rise to SCLK edge setup time	t <sub>CS1</sub>		10			ns
DIN setup time	t <sub>SU</sub>		10			ns
DIN hold time	t <sub>HD</sub>		5			ns
SCLK to DOUT valid propagation delay	t <sub>DO</sub>				20	ns
CS rise to DOUT forced to Hi-Z	t <sub>soz</sub>				20	ns

## **TIMING DIAGRAMS**




Figure 1. SPI Mode 0,0








Figure 2. SPI Mode 1,1



W - Command of Write Register N

XX - Don't care; undefined.

Figure 3. Write Operation in Stand-Alone Mode



R - Command of Read Register N Read


D - Data from Register *N* XX - Don't care; undefined.

Figure 4. Read Operation in Stand-Alone Mode



### **DEVICE INFORMATION**

### **PIN ASSIGNMENTS**



NOTE: Exposed thermal pad is connected to ground.




## **PIN DESCRIPTIONS**

AFI	E031	PIN DESCRIPTIONS				
PIN NO.	NAME	DESCRIPTION				
1	DGND	Digital ground				
2	DVDD	Digital supply				
3	SCLK	SPI serial clock				
4	DIN	SPI digital input				
5	DOUT	SPI digital output				
6	CS	SPI digital chip select				
7	DAC	DAC mode select				
8	SD	System shutdown				
9	INT	Interrupt on overcurrent or thermal limit				
10	TSENSE	Temp sensing diode (anode)				
11	AVDD1	Analog lupply				
12	AGND1	Analog ground				
13	Tx_PGA_IN	Transmit PGA Input				
14	Tx_PGA_OUT	Transmit PGA lutput				
15	Tx_F_IN1	Transmit filter input 1				
16	Tx_F_IN2	Transmit filter input 2				
17	Tx_F_OUT	Transmit filter output				
18	PA_IN	Power Amplifier input				
19	REF1	Power Amplifier noise reducing capacitor				
20	Rx PGA2 OUT	Receiver PGA(2) output				
21	Rx PGA2_IN	Receiver PGA(2) input				
22	Rx_F_OUT	Receiver filter output				
23	Rx_C2	Receiver external frequency select				
24	Rx_C1	Receiver external frequency select				
25	Rx_F_IN	Receiver filter input				
26	Rx PGA1_OUT	Receiver PGA(1) output				
27	Rx PGA1_IN	Receiver PGA(1) input				
28	REF2	Receiver noise reducing capacitor				
29	AGND2	Analog ground				
30	AVDD2	Analog supply				
31	E_Rx_OUT	Two-wire receiver output				
32	E_Rx_IN	Two-wire receiver input				
33	E_Tx_OUT	Two-wire transmitter output				
34	E_Tx_IN	Two-wire transmitter input				
35	E_Tx_CLK	Two-wire transmitter clock input				
36	ZC_OUT2	Zero crossing detector output				
37	ZC_OUT1	Zero crossing detector output				
38	ZC_IN2	Zero crossing detector input				
39	ZC_IN1	Zero crossing detector input				
40	PA_GND2	Power Amplifier ground				
41	PA_GND1	Power Amplifier ground				
42	PA_OUT2	Power Amplifier output				
43	PA_OUT1	Power Amplifier output				
44	PA_VS2	Power Amplifier supply				
45	PA_VS1	Power Amplifier supply				
46	PA_ISET	Power Amplifier current limit set				
47	Tx_FLAG	Transmitter ready flag				
48	Rx_FLAG	Receiver ready flag				




## **FUNCTIONAL BLOCK DIAGRAM**







### **TYPICAL CHARACTERISTICS**

At  $T_J$  = +25°C, PA\_V<sub>S</sub> = 16 V,  $V_{AVDD}$  =  $V_{DVDD}$  = 3.3 V, and 10 k $\Omega$  connected to PA\_ISET (pin 46), unless otherwise noted.







Frequency (Hz)

Figure 7.

1M

10M

G003

100k






Figure 8.










## **TYPICAL CHARACTERISTICS (continued)**

At  $T_J = +25$ °C,  $PA_V_S = 16$  V,  $V_{AVDD} = V_{DVDD} = 3.3$  V, and 10 k $\Omega$  connected to  $PA_ISET$  (pin 46), unless otherwise noted.









Tx PGA GAIN ERROR vs TEMPERATURE





Figure 13.



Rx PGA1 GAIN ERROR vs TEMPERATURE





Figure 16.




## TYPICAL CHARACTERISTICS (continued)


At  $T_J = +25$ °C,  $PA_V_S = 16$  V,  $V_{AVDD} = V_{DVDD} = 3.3$  V, and 10 k $\Omega$  connected to  $PA_ISET$  (pin 46), unless otherwise noted.













PA CURRENT LIMIT vs R<sub>SET</sub>



## Tx Filter PULSE RESPONSE



**PA PULSE RESPONSE** 





Figure 22.



# **TYPICAL CHARACTERISTICS (continued)**





#### APPLICATION INFORMATION

#### **GENERAL DESCRIPTION**

The AFE031 is an integrated powerline communication analog front-end (AFE) device built from a variety of functional blocks that work in conjunction with a microcontroller. The AFE031 provides the interface between the microcontroller and a line coupling circuit. The AFE031 delivers high performance and is designed to work with a minimum number of external components. Consisting of a variety of functional and configurable blocks, the AFE031 simplifies design efforts and reduces the time to market of many applications.

The AFE031 includes three primary functional blocks:

- Power Amplifier (PA)
- Transmitter (Tx)
- Receiver (Rx)

The AFE031 also consists of other support circuitry blocks that provide zero crossing detection, an additional two-wire communications channel, and power-saving biasing blocks (see the Functional Block Diagram). All of these functional blocks are digitally controlled by the microcontroller through the serial interface (SPI).

Figure 24 shows a typical powerline communications application system diagram. Table 1 is a complete list of the sections within the AFE031.




Figure 24. Typical Powerline Communications System Diagram

**Table 1. Block Descriptions** 

BLOCK	DESCRIPTION
PA	The PA block includes the power amplifier and associated pedestal biasing circuitry
Tx	The Tx block includes the Tx_Filter and the Tx_PGA
Rx	The Rx block includes the Rx PGA1, the Rx Filter, and the Rx PGA2
ERx	The ER block includes the two-wire receiver
ETx	The ER block includes the two-wire transmitter
DAC	The DAC block includes a digital-to-analog converter
ZC	The ZC block includes both zero crossing detectors
REF1	The REF1 block includes the internal bias generator for the PA block
REF2	The REF2 block includes the internal bias generators for the Tx, Rx, ERx, and ETx blocks



#### **BLOCK DESCRIPTIONS**

#### **PA Block**

The Power Amplifier (PA) block consists of a high slew rate, high-voltage, and high-current operational amplifier. The PA is configured with an inverting gain of 6.5 V/V, has a low-pass filter response, and maintains excellent linearity and low distortion. The PA is specified to operate from 7 V to 24 V and can deliver up to ±1.5 A of continuous output current over the specified junction temperature range of –40°C to +125°C. Figure 25 illustrates the PA block.




Figure 25. PA Block Equivalent Circuit

Connecting the PA in a typical PLC application requires only two additional components: an ac coupling capacitor,  $C_{IN}$ , and the current limit programming resistor,  $R_{SET}$ . Figure 26 shows the typical connections to the PA block.




Figure 26. Typical Connections to the PA



The external capacitor,  $C_{IN}$ , introduces a single-pole, high-pass characteristic to the PA transfer function; combined with the inherent low-pass transfer function, this characteristic results in a passband response. The value of the high-pass cutoff frequency is determined by  $C_{IN}$  reacting with the input resistance of the PA circuit, and can be found from Equation 1:

$$C_{IN} = \frac{1}{(2 \cdot \pi \cdot 20 \text{ k}\Omega \cdot f_{HP})}$$
 (1)

#### Where:

- C<sub>IN</sub> = external input capacitor
- f<sub>HP</sub> = desired high-pass cutoff frequency

For example, setting  $C_{IN}$  to 3.3 nF results in a high-pass cutoff frequency of 2.4 kHz. The voltage rating for  $C_{IN}$  should be determined to withstand operation up to the PA power-supply voltage.

When the transmitter is not in use, the output can be disabled and placed into a high-impedance state by writing a '0' to the PA-OUT bit in the Enable2 Register. Additional power savings can be realized by shutting down the PA when not in use. Shutting down the PA for power savings is accomplished by writing a '0' to the PA bit in the Enable1 Register. Shutting down the PA also results in the PA output entering a high-impedance state. When the PA shuts down, it consumes only 2 mW of power.

The PA\_ISET pin (pin 46) provides a resistor-programmable output current limit for the PA block. Equation 2 determines the value of the external R<sub>SET</sub> resistor attached to this pin.

$$R_{SET} = \left(20 \text{ k}\Omega \bullet \frac{1.2 \text{ V}}{I_{LIM}}\right) - 5 \text{ k}\Omega$$
 (2)

#### Where:

- R<sub>SET</sub> = the value of the external resistor connected between pin 46 and ground.
- I<sub>LIM</sub> = the value of the desired current limit for the PA.

Note that to ensure proper design margin with respect to manufacturing and temperature variations, a 30% decrease of the value used in Equation 2 for  $I_{LIM}$  over the nominal value of  $I_{LIM}$  is recommended. See Figure 20, PA Current Limit vs  $R_{SET}$ .

#### Tx Block


The Tx block consists of the Tx PGA and Tx Filter. The Tx PGA is a low-noise, high-performance, programmable gain amplifier. In DAC mode (where pin 7 is a logical '1' and Enable1 Register bit location 5 is a logical '1'), the Tx PGA operates as the internal digital-to-analog converter (DAC) output buffer with programmable gain. In PWM mode (where pin 7 is a logical '0' and Enable1 Register bit location 5 is a logical '0'), the Tx PGA operates as a stand-alone programmable gain amplifier. The Tx PGA gain is programmed through the serial interface. The Tx PGA gain settings are 0.25 V/V, 0.5 V/V, 0.707 V/V, and 1 V/V.

The Tx Filter is a unity-gain, fourth-order low-pass filter. The Tx Filter cutoff frequency is selectable between CENELEC A or CENELEC B, C, and D modes. The Control1 Register bit location 3 setting (CA CBCD) determines the cutoff frequency. Setting Control1 Register bit location 3 to '0' selects the CENELEC A band; setting Control1 Register bit location 3 to '1' selects CENELEC B, C, and D bands.

The AFE031 supports both DAC inputs or PWM inputs for the Tx signal path. DAC mode is recommended for best performance. In DAC mode, no external components in the Tx signal path are required to meet regulatory signal emissions requirements. When in DAC mode, the AFE031 accepts serial data from the microprocessor and writes that data to the internal DAC registers. When in DAC mode (where pin 7 is a logical '1' and Enable1 Register bit location 5 is a logical '1'), the Tx PGA output must be directly coupled to the Tx\_FIN1 input and the unused Tx\_FIN2 input must be grounded.




The proper connections for the Tx signal path for DAC mode operation are shown in Figure 27. Operating in DAC mode results in the lowest distortion signal injected onto the ac mains. No additional external filtering components are required to meet CENELEC requirements for A, B, C or D bands when operating in DAC mode.



(1) For capacitor value C, f is the desired lower cutoff frequency and 22 k $\Omega$  is the PA input resistance.

Figure 27. Recommended Tx Signal Chain Connections Using DAC Mode


In PWM mode (where pin 7 is a logical '0' and Enable1 Register bit location 5 is a logical '0'), the microprocessor general-purpose input/output (GPIO) can be connected directly to either one of the Tx Filter inputs; the unused input should remain unconnected. A lower distortion PWM signal generated from two PWM signals shifted in phase by 90 degrees can be also be input to the Tx Filter through the use of both inputs. Figure 28 and Figure 29 show the proper connections for single PWM and dual PWM operating modes, respectively.



- (1) Leave unused Tx Filter input unconnected.
- (2) For capacitor value C, f is the desired lower cutoff frequency and 22 k $\Omega$  is the PA input resistance.

Figure 28. Recommended Tx Signal Chain Connections in PWM Mode Using One PWM Signal






- (1) When using both Tx Filter inputs, use 43-k $\Omega$  resistors to match the input resistance for best frequency response.
- (2) For capacitor value C, f is the desired lower cutoff frequency and 22 k $\Omega$  is the PA input resistance.

Figure 29. Recommended Tx Signal Chain Connections in PWM Mode Using Two PWM Signals


In PWM mode, there is inherently more distortion from the PWM signal than from the internal DAC. To achieve the best results in PWM mode, add passive RC filters to increase the low-pass filtering. Figure 30 and Figure 31 illustrate the recommended locations of these RC filters.



- (1) Leave unused Tx Filter input unconnected.
- (2) Refer to Table 2.
- (3) For capacitor value C, f is the desired lower cutoff frequency and 22 k $\Omega$  is the PA input resistance.

Figure 30. Recommended Tx Signal Chain Connections in PWM Mode Using One PWM Signal and Additional RC Filters





- (1) When using both Tx Filter inputs, use  $43-k\Omega$  resistors to match the input resistance for best frequency response.
- (2) Refer to Table 2.
- (3) For capacitor value C, f is the desired lower cutoff frequency and 22 k $\Omega$  is the PA input resistance.

Figure 31. Recommended Tx Signal Chain Connections in PWM Mode Using Two PWM Signals and Additional RC Filters

For the capacitors listed in Table 2, it is recommended that these components be rated to withstand the full AV<sub>DD</sub> power-supply voltage.

Table 2. Recommended External R and C Values to Increase Tx Filter Response Order in PWM Applications

FREQUENCY BAND	R (Ω)	C (nF)
SFSK: 63 kHz, 74 kHz	510	2.7
CENELEC A	510	1.5
CENELEC B, C, D	510	1

The Tx PGA and Tx Filter each have the inputs and outputs externally available in order to provide maximum system design flexibility. Care should be taken when laying out the PCB traces from the inputs or outputs to avoid excessive capacitive loading. Keeping the PCB capacitance from the inputs to ground, or from the outputs to ground, less than 100 pF is recommended.

#### **Rx Block**

The Rx block consists of Rx PGA1, the Rx Filter, and Rx PGA2. Both Rx PGA1 and Rx PGA2 are high-performance programmable gain amplifiers. Rx PGA1 can be configured through the SPI to operate as either an attenuator or in gain. The gain steps of the Rx PGA1 are 0.25 V/V, 0.5 V/V, 1 V/V, and 2 V/V. The gain steps of the Rx PGA2 are 1 V/V, 4 V/V, 16 V/V, and 64 V/V. Configuring the Rx PGA1 as an attenuator (at gains less than 1 V/V) is useful for applications where the presence of large interference signals are present within the signal band. Attenuating the large interference allows these signals to pass through the analog Rx signal chain without causing an overload; the interference signal can then be processed and removed within the microprocessor as necessary.




The Rx Filter is a very low noise, unity-gain, fourth-order low-pass filter. The Rx Filter cutoff frequency is selectable between CENELEC A or CENELEC B, C, and D modes. The Control1 Register bit location 3 setting (CA CBCD) determines the cutoff frequency. Setting Control1 Register bit location 3 to '0' selects the CENELEC A band; setting Control1 Register bit location 3 to '1' selects the CENELEC B, C, and D bands. Because the Rx Filter is a very low noise analog filter, two external capacitors are required to properly configure the Rx Filter. Table 3 shows the proper capacitance values for CENELEC A, B, C, and D bands. Capacitor Rx C1 is connected between pin 24 and ground, and Rx C2 is connected between pin 23 and ground. For the capacitors shown, it is recommended that these components be rated to withstand the full AV<sub>DD</sub> power-supply voltage

Table 3. Recommended External Capacitors Required for Rx Filter

FREQUENCY BAND	Rx C1, PIN 24	Rx C2, PIN 23	CUTOFF FREQUENCY (kHz)
CENELEC A	680 pF	680 pF	90
CENELEC B, C, D	270 pF	560 pF	145


Figure 32 illustrates the recommended connections for the Rx signal chain.



- (1) For capacitor value  $C_1$ , f is the desired lower cutoff frequency and  $R_{\mathsf{IN},\mathsf{PGA1}}$  is the input resistance of Rx PGA1.
- (2) For capacitor value  $C_2$ , f is the desired lower cutoff frequency and  $R_{\mathsf{IN},\mathsf{PGA2}}$  is the input resistance of Rx PGA2.
- (3) Refer to Table 3.

Figure 32. Recommended Connections for Rx Signal Chain

As Figure 33 shows, a fourth-order passive passband filter is optional but recommended for applications where high performance is required. The external passive passband filter removes any unwanted, out-of-band signals from the signal path, and prevents them from reaching the active internal filters within the AFE031.



 For capacitor value C, f is the desired lower cutoff frequency and R<sub>IN,PGA1</sub> is the input resistance of Rx PGA1. Refer to Table 3.

Figure 33. Passive Bandpass Rx Filter



The following steps can be used to quickly design the passive passband filter. (Note that these steps produce an approximate result.)

- 1. Choose the filter characteristic impedance, Z<sub>C</sub>:
  - For -6-db passband attenuation:  $R_1 = R_2 = Z_C$
  - For 0-db passband attenuation:  $R_1 = Z_C$ ,  $R_2 = 10 Z_C$
- 2. Calculate values for C<sub>1</sub>, C<sub>2</sub>, L<sub>1</sub>, and L<sub>2</sub> using the following equations:

$$C_1 = \frac{1}{(2 \cdot \pi \cdot f_1 \cdot Z_C)}$$

$$C_2 = \frac{1}{(2 \bullet \pi \bullet f_2 \bullet Z_C)}$$

$$L_1 = \frac{Z_C}{(2 \bullet \pi \bullet f_2)}$$

$$L_2 = \frac{Z_C}{(2 \bullet \pi \bullet f_1)}$$

Table 4 and Table 5 shows standard values for common applications.

Table 4. Recommended Component Values for Fourth-Order Passive Bandpass Filter (0-db Passband Attenuation)

FREQUENCY BAND	FREQUENCY RANGE (kHz)	CHARACTERISTIC IMPEDANCE (Ω)	R1 (Ω)	R2 (Ω)	C1 (nF)	C2 (nF)	L1 (μH)	L2 (μΗ)
CENELEC A	35 to 95	1k	1k	10k	4.7	1.5	1500	4700
CENELEC B, C, D	95 to 150	1k	1k	10k	1.7	1	1200	1500
SFSK	63 to 74	1k	1k	10k	2.7	2.2	2200	2200


Table 5. Recommended Component Values for Fourth-Order Passive Bandpass Filter (–6-db Passband Attenuation)

FREQUENCY BAND	FREQUENCY RANGE (kHz)	CHARACTERISTIC IMPEDANCE (Ω)	R1 (Ω)	R2 (Ω)	C1 (nF)	C2 (nF)	L1 (μH)	L2 (μΗ)
CENELEC A	35 to 95	1k	1k	1k	4.7	1.5	1500	4700
CENELEC B, C, D	95 to 150	1k	1k	1k	1.7	1	1200	1500
SFSK	63 to 74	1k	1k	1k	2.7	2.2	2200	2200



The Rx PGA1, Rx Filter, and Rx PGA2 components have all inputs and outputs externally available to provide maximum system design flexibility. Care should be taken when laying out the PCB traces from the inputs or outputs to avoid excessive capacitive loading. Keeping the PCB capacitance from the inputs to ground, or outputs to ground, below 100 pF is recommended.

Figure 34 shows the complete Rx signal path, including the optional passive passband filter.



- (1) For capacitor value C1,f is the desired lower cutoff frequency and R<sub>IN,PGA1</sub> is the input resistance of Rx PGA1.
- (2) For capacitor value C2, f is the desired lower cutoff frequency and R<sub>IN,PGA2</sub> is the input resistance of Rx PGA2.
- (3) Refer to Table 3.

Figure 34. Complete Rx Signal Path (with Optional Bandpass Filter)


#### **DAC Block**

The DAC block consists only of the 10-bit DAC. The use of the DAC is recommended for best performance. The serial interface is used to write directly to the DAC registers when the DAC pin (pin 7) is driven high. Placing the DAC pin into a high state configures the SPI for direct serial interface to the DAC. Use the following sequence to write to the DAC:

- Set CS low.
- Set the DAC pin (pin 7) high.
- Write a 10-bit word to DIN. The DAC register is left-justified and truncates more than 10 bits.
- CS high updates the DAC.

Refer to Figure 35 for an illustration of this sequence.





NOTE: Dashed lines indicate optional additional clocks (data are ignored).

Figure 35. Writing to the DAC Register

Table 6 lists the DAC Register configurations.

**Table 6. DAC Registers** 

DAC PIN HIGH: DAC REGISTER <15:0>	LOCATION			
BIT NAME	(0 = LSB)	DEFAULT	R/W	FUNCTION
DAC<0>	0		W	Truncated
DAC<1>	1		W	Truncated
DAC<2>	2		W	Truncated
DAC<3>	3		W	Truncated
DAC<4>	4		W	Truncated
DAC<5>	5		W	Truncated
DAC<6>	6		W	DAC bit 0 = DAC LSB
DAC<7>	7		W	DAC bit 1
DAC<8>	8		W	DAC bit 2
DAC<9>	9		W	DAC bit 3
DAC<10>	10		W	DAC bit 4
DAC<11>	11		W	DAC bit 5
DAC<12>	12		W	DAC bit 6
DAC<13>	13		W	DAC bit 7
DAC<14>	14		W	DAC bit 8
DAC<15>	15		W	DAC bit 9 = DAC MSB



#### **REF1 and REF2 Blocks**

The REF1 and REF2 blocks create midscale power-supply biasing points used internally to the AFE031. Each reference divides its respective power-supply voltage in half with a precision resistive voltage divider. REF1 provides a PA\_V<sub>S</sub>/2 voltage used for the PA, while REF2 provides an AV<sub>DD</sub>/2 voltage used for the Tx PGA, Tx Filter, Rx PGA1, Rx Filter, and Rx PGA2. Each REF block has its output brought out to an external pin that can be used for filtering and noise reduction. Figure 36 and Figure 37 show the proper connections of the external noise-reducing capacitors. These capacitors are optional, but are recommended for best performance.




Figure 36. REF1 Functional Diagram




Figure 37. REF2 Functional Diagram



#### **Zero Crossing Detector Block**

The AFE031 includes two zero crossing detectors. Zero crossing detectors can be used to synchronize communications signals to the ac line or sources of noise. Typically, in single-phase applications, only a single zero crossing detector is used. In three-phase applications, both zero crossing detectors can be used; one component detects phase A, and one detects phase B. Phase C zero crossings can then be inferred from the data gathered from the other phases. Figure 38 shows the AFE031 configured for non-isolated zero crossing detection.




Figure 38. Non-Isolated Zero Crossing Detection Using the AFE031

Non-isolated zero crossing waveforms are shown in Figure 39.




Figure 39. Non-Isolated Zero Crossing Waveforms



For maximum protection of the AFE031 against line transients, it is recommended to use Schottky diodes as indicated in Figure 38. These diodes should limit the ZC\_IN pins (pins 38 and 39) to within the maximum rating of  $(AV_{DD} + 0.4 \text{ V})$  and (AGND - 0.4 V). Some applications may require an isolated zero crossing detection circuit. With a minimal amount of components, the AFE031 can be configured for isolated zero crossing detection, as Figure 40 shows.




Figure 40. Isolated Zero Crossing Detection Using the AFE031

Isolated zero crossing waveforms are shown in Figure 41.




Figure 41. Isolated Zero Crossing Waveforms



#### **ETx and ERx Blocks**

The AFE031 contains a two-wire transmitter block, ETx, and a two-wire receiver block, ERx. These blocks support communications that use amplitude shift keying (ASK) with on-off keying (OOK) modulation.

The ETx block is a gated driver that allows for transmission of a carrier input signal and modulating input signal. For typical applications, a 50-kHz square wave carrier signal is applied to E\_Tx\_Clk while the modulating signal is applied to E\_Tx\_In. The output (E\_Tx\_Out) is then in a high-impedance state when E\_Tx\_In is '1'. Figure 42 shows the relationship between E\_Tx\_Clk, E\_Tx\_In, and E\_Tx\_Out.




Figure 42. ETx Block Transfer Function

The ERx Block consists of a low-pass analog filter configured in an inverting gain of -4.5 db. This block, along with an external capacitor, can be used to create a passband filter response as shown in Figure 43.




Figure 43. ERx Block Frequency Response



The E\_Rx\_Out pin can be directly connected to either an available analog-to-digital converter (ADC) input or GPIO on the host microcontroller. Figure 44 illustrates a typical two-wire application for ETx and ERx.




Figure 44. Typical Two-Wire Application for ETx and ERx



#### **SERIAL INTERFACE**

The AFE031 is controlled through a serial interface that allows read/write access to the control and data registers. A host SPI frame consists of a R/W bit, a 6-bit register address, and eight data bits. Data are shifted out on the falling edge of SCLK and latched on the rising edge of SCLK. Refer to the Timing Diagrams for a valid host SPI communications protocol. Table 7 through Table 16 show the complete register information.

Table 7. Data Register

REGISTER	ADDRESS	DEFAULT	FUNCTION
ENABLE1	0x01	0x00	Block enable or disable
GAIN SELECT	0x02	0x32	Rx and Tx gain select
ENABLE2	0x03	0x00	Block enable or disable
CONTROL1	0x04	0x00	Frequency select and calibration, Tx and Rx status
CONTROL2	0x05	0x01	Interrupt enable
RESET	0x09	0x00	Interrupt status and device reset
DIE_ID	0x0A	0x00	Die name
REVISION	0x0B	0x02	Die revision

## **Table 8. Command Register**

BIT NAME	LOCATION (15 = MSB)	R/W	FUNCTION
ADDR8	8	W	Register address bit
ADDR9	9	W	Register address bit
ADDR10	10	W	Register address bit
ADDR11	11	W	Register address bit
ADDR12	12	W	Register address bit
ADDR13	13	W	Register address bit
ADDR14	14	W	Register address bit
R/W	15	W	Read/write: read = 1, write = 0

Table 9. Enable1 Register: Address 0x01 Default: 0x00

Enable1 Registe	Enable1 Register <7:0>						
BIT NAME	LOCATION (0 = LSB)	DEFAULT	R/W	FUNCTION			
PA	0	0	R/W	This bit is used to enable/disable the PA Block. 0 = disabled, 1 = enabled.			
TX	1	0	R/W	This bit is used to enable/disable the Tx Block.  0 = disabled, 1 = enabled.			
RX	2	0	R/W	This bit is used to enable/disable the Rx Block. 0 = disabled, 1 = enabled.			
ERX	3	0	R/W	This bit is used to enable/disable the ERx Block.  0 = disabled, 1 = enabled.			
ETX	4	0	R/W	This bit is used to enable/disable the ETx Block.  0 = disabled, 1 = enabled.			
DAC	5	0	R/W	This bit is used to enable/disable the DAC Block.  0 = DAC disabled; switch is connected to Tx_PGA_IN pin.  1 = DAC enabled; switch is connected to DAC output.			
	6	0		Reserved			
	7	0		Reserved			



## Table 10. Gain Select Register: Address 0x02 Default: 0x32

Gain Select Reg	Gain Select Register <7:0>						
BIT NAME	LOCATION (0 = LSB)	DEFAULT	R/W	FUNCTION			
RX1G-0, RX1G-1	0, 1	0, 1	R/W	This bit is used to set the gain of the Rx PGA1.  00 = 0.25 V/V  01 = 0.5 V/V  10 = 1 V/V  11 = 2 V/V			
RX2G-0, RX2G-1	2, 3	0, 0	R/W	This bit is used to set the gain of the Rx PGA2.  00 = 1 V/V  01 = 4 V/V  10 = 16 V/V  11 = 64 V/V			
TXG-0, TXG-1	4, 5	1, 1	R/W	This bit is used to set the gain of the Tx PGA.  00 = 0.25 V/V  01 = 0.5 V/V  10 = 0.707 V/V  11 = 1 V/V			
	6	0		Reserved			
	7	0		Reserved			

## Table 11. Enable2 Register: Address 0x03 Default: 0x00

Enable2 Register <7:0>				
BIT NAME	LOCATION (0 = LSB)	DEFAULT	R/W	FUNCTION
ZC	0	0	R/W	This bit is used to enable/disable the ZC Block. 0 = disabled, 1 = enabled.
REF1	1	0	R/W	This bit is used to enable/disable the REF1 Block. 0 = disabled, 1 = enabled.
REF2	2	0	R/W	This bit is used to enable/disable the REF2 Block. 0 = disabled, 1 = enabled.
PA_OUT	3	0	R/W	This bit is used to enable/disable the PA output stage. When the PA output stage is enabled it functions normally with a low output impedance, capable of driving heavy loads. When the PA output stage is disabled it is placed into a high impedance state.  0 = disabled, 1 = enabled.
	4	0		Reserved
	5	0		Reserved
	6	0		Reserved
	7	0		Reserved



# Table 12. Control1 Register: Address 0x04 Default: 0x00

Control1 Register <7:0>									
BIT NAME	LOCATION (0 = LSB)	DEFAULT	R/W	FUNCTION					
TX_CAL	0	0	R/W	This bit is used to enable/disable the TX calibration mode. 0 = disabled, 1 = enabled.					
RX_CAL 1 0 R/W This bit is used to enable/disable the RX cal 0 = disabled, 1 = enabled.				This bit is used to enable/disable the RX calibration mode. 0 = disabled, 1 = enabled.					
TX_PGA_CAL	2	0	R/W	This bit is used to enable/disable the TX PGA calibration mode. 0 = disabled, 1 = enabled.					
CA_CBCD 3 0		R/W	This bit is used to select the frequency response of the Tx Filter and Rx Filter.  0 = CENELEC A  1 = CENELEC B, C, D						
	4	0		Reserved					
	5	0		Reserved					
TX_FLAG	6	0	R	This bit is used to indicate the status of the Tx Block.  0 = Tx Block is not ready for transmission.  1 = Tx Block is ready for transmission.					
RX_FLAG	7	0	R	This bit is used to indicate the status of the Rx Block.  0 = Rx Block is not ready for reception.  1 = Rx Block is ready for reception.					

# Table 13. Control2 Register: Address 0x05 Default: 0x01

Control2 Regist	er <7:0>							
BIT NAME	LOCATION (0 = LSB)	DEFAULT	R/W	FUNCTION				
	0	0		Reserved				
	1	0		Reserved				
	2	0		Reserved				
	3	0		Reserved				
	4	0		Reserved				
T_FLAG_EN			R/W	This bit is used to enable/disable the T_flag bit in the RESET Register.  0 = disabled, 1 = enabled.				
I_FLAG_EN	6	0	R/W	This bit is used to enable/disable the I_flag bit in the RESET Register.  0 = disabled, 1 = enabled.				
	7	Х		Reserved				



# Table 14. RESET Register: Address 0x09 Default: 0x00

Reset Register	<7:0>							
BIT NAME	LOCATION (0 = LSB)	DEFAULT	R/W	FUNCTION				
	0	0		Reserved				
	1	0		Reserved				
SOFTRST0, SOFTRST1, SOFTRST2	2, 3, 4	0, 0, 0	W	These bits are used to perform a software reset of the ENABLE1, ENABLE2, CONTROL2, CONTROL3, and GAIN SELECT registers. Writing '101' to these registers performs a software reset.				
T_FLAG	5	0	R/W	This bit is used to indicate the status of a PA thermal overload.  0 = On read, indicates that no thermal overload has occurred since the last reset.  0 = On write, resets this bit.  1 = On read, indicates that a thermal overload has occurred since the last reset. Remains latched until reset.				
I_FLAG	6	0	R/W	This bit is used to indicate the status of a PA output current overload.  0 = On read indicates that no current overload has occurred since the last reset.  0 = On write, resets this bit.  1 = On read indicates that a current overload has occurred since the last reset. Remains latched until reset.				
	7	0		Reserved				

# Table 15. DieID Register: Address 0x0A Default: 0x00

elD Register <7:0>											
BIT NAME	LOCATION (0 = LSB)	DEFAULT	R/W	FUNCTION							
DIE ID<0>	0	0	R	The Die ID register is hard-wired.							
DIE ID<1>	1	0	R	The Die ID register is hard-wired.							
DIE ID<2>	2	0	R	The Die ID register is hard-wired.							
DIE ID<3>	3	0	R	The Die ID register is hard-wired.							
DIE ID<4>	4	0	R	The Die ID register is hard-wired.							
DIE ID<5>	5	0	R	The Die ID register is hard-wired.							
DIE ID<6>	6	0	R	The Die ID register is hard-wired.							
DIE ID<7>	7	0	R	The Die ID register is hard-wired.							

# Table 16. Revision Register: Address 0x0B Default: 0x02

Revision Register	Revision Register <7:0>											
BIT NAME	LOCATION (0 = LSB)	DEFAULT	R/W	FUNCTION								
REVISION ID<0>	0	0	R	The revision register is hard-wired.								
REVISION ID<1>	1	1	R	The revision register is hard-wired.								
REVISION ID<2>	2	0	R	The revision register is hard-wired.								
REVISION ID<3>	3	0	R	The revision register is hard-wired.								
REVISION ID<4>	4	0	R	The revision register is hard-wired.								
REVISION ID<5>	5	0	R	The revision register is hard-wired.								
REVISION ID<6>	6	0	R	The revision register is hard-wired.								
REVISION ID<7>	7	0	R	The revision register is hard-wired.								



#### **POWER SUPPLIES**

The AFE031 has two low-voltage analog power-supply pins and one low-voltage digital supply pin. Internally, the two analog supply pins are connected to each other through back-to-back electrostatic discharge (ESD) protection diodes. These pins must be connected to each other on the application printed circuit board (PCB). It is also recommended to connect the digital supply pin and the two analog supply pins together on the PCB. Both low-voltage analog ground pins are also connected internally through back-to-back ESD protection diodes. These ground pins should also be connected to the digital ground pin on the PCB. It is recommended to bypass the low-voltage power supplies with a parallel combination of a 10-µf and 100-nf capacitor. The PA block is biased separately from a high-voltage, high-current supply.

Two PA power supply pins and two PA ground pins are available to provide a path for the high currents associated with driving the low impedance of the ac mains. Connecting the two PA supply pins together is recommended. It is also recommended to place a bypass capacitor of 47  $\mu$ F to 100  $\mu$ F in parellel with 100 nF as close as possible to the AFE031. Care must be taken when routing the high current ground lines on the PCB to avoid creating voltage drops in the PCB ground that may vary with changes in load current.

The AFE031 has many options to enable or disable the functional blocks to allow for flexible power-savings modes. Table 17 shows the specific power supply that each functional block draws power from, as well as the typical amount of power drawn from the associated power supplies for both the enabled and disabled states. For additional information on power-supply requirements refer to Application Report SBOA130, *Analog Front-End Design for a Narrowband Power-Line Communications Modem Using the AFE031* (available for download at www.ti.com).

Table 17. Power Consumption with Enable and Disable Times (Typical)

BLOCK	STATUS	ENABLE TIME	DISABLE TIME	AVDD SUPPLY CURRENT	DVDD SUPPLY CURRENT	PA SUPPLY CURRENT
DA	On	10 µs	_	_	-	61 mA
PA	Off	_	10 µs	_	-	70 µA
т.,	On	10 µs	_	3.7 mA	-	-
Tx	Off	_	10 µs	1 μΑ	-	-
D	On	10 µs	_	5.3 mA	-	-
Rx	Off	_	10 µs	1 μΑ	_	_
ED.	On	10 µs	_	900 μΑ	_	_
ERx	Off	_	10 µs	1 μΑ	-	-
F.T.	On	10 µs	_	1.2 mA	-	-
ETx	Off	_	10 µs	1 μΑ	_	_
DAC	On	10 µs	_	_	16 µA	_
DAC	Off	_	10 µs	_	1 μΑ	_
70	On	10 µs	_	25 μΑ	-	-
ZC	Off	_	10 µs	1 μΑ	-	-
DEE4	On	10 µs	_	_	_	26 μΑ
REF1	Off	_	10 µs	_	_	8 μΑ
DEEO	On	10 µs	_	25 μΑ	_	-
REF2	Off	_	10 µs	4 μΑ	_	_



#### PIN DESCRIPTIONS

### DAC (Pin 7)

The DAC pin is used to configure the SPI to either read or write data to the Command and Data Registers, or to write data to the DAC register. Setting the DAC pin low allows access to the DAC register. Setting the DAC pin low allows access to the Command and Data Registers.

#### SD (Pin 8)

The Shutdown pin (SD) can be used to shut down the entire AFE031 for maximum power savings. When the SD pin is low, normal operation of the AFE031 occurs. When the SD pin is high, all circuit blocks within the AFE031, including the serial interface, are placed into the lowest-power operating modes. In this condition, the entire AFE031 draws only 95  $\mu$ A of current. All register contents at the time the AFE031 is placed into shutdown mode are saved; upon re-enabling the AFE031, the register contents retain the respective saved values.

### INT Pin (9)

The Interrupt pin (INT) can be used to signal the microprocessor of an unusual operating condition that results from an anomaly on the ac mains. The INTpin can be triggered by two external circuit conditions, depending upon the Enable Register settings. The AFE031 can be programmed to issue an interrupt on these conditions:

- Current Overload
- Thermal Overload

#### **Current Overload**

The maximum output current allowed from the Power Amplifier can be programmed with the external R<sub>SET</sub> resistor connected between PA\_ISET (pin 46) and ground. If a fault condition should occur and cause an overcurrent event for the PA, the PA goes into current limit and the I\_FLAG bit (location 6 in the RESET Register) is set to a '1' if the I\_Flag\_EN bit (location 6 in the Control2 Register) is enabled. This configuration results in an interrupt signal at the INT pin. The I\_FLAG bit remains set to '1' even after the device returns to normal operation. The I\_FLAG bit remains at '1' until it is reset by the microprocessor.

If the I\_FLAG\_EN bit (location 6 in the Control2 Register) is disabled and a current overload condition occurs, the PA goes into current-limit mode to protect the AFE031; however, the contents of the I\_FLAG bit (location 6 in the RESET Register) remain at the respective previous values (presumably '0' for normal operation), and the AFE031 does not issue an interrupt at the INT pin.

#### **Thermal Overload**

The AFE031 contains internal protection circuitry that automatically disables the PA output stage if the junction temperature exceeds +150°C. If a fault condition occurs that causes a thermal overload, and if the T\_FLAG\_EN bit (location 5 in the Control2 Register) is enabled, the T\_FLAG bit (location 5 in the RESET Register) is set to a '1'. This configuration results in an interrupt signal at the INT pin. The AFE031 includes a thermal hysteresis and allows the PA to resume normal operation when the junction temperature reduces to +135°C. The T\_FLAG bit remains set to a '1' even after the device returns to normal operation. The T\_FLAG bit remains '1' until it is reset by the microprocessor.

If the T\_FLAG\_EN bit (location 5 in the Control2 Register) is disabled and a thermal overload condition occurs, the PA continues to go into thermal limit and protect the AFE031, but the contents of the T\_FLAG bit (location 5 in the RESET Register) remain at the previous value (presumably '0' for normal operation), and the AFE031 does not issue an interrupt at the INT pin.

Once an interrupt is signaled (that is, INT goes low), the contents of the I\_FLAG and T\_FLAG bits can be read by the microprocessor to determine the type of interrupt that occurred. Using the Control2 Register, each interrupt type (current or thermal) can be individually enabled or disabled, allowing full user customization of the INT function. For proper operation of the interrupt pin it is recommended to configure the interrupt enable registers in the Control2 Register by writing to bit locations 5, 6, and 7 following the information in Table 18 after each time the AFE031 is powered on. Failure to properly configure bit locations 5, 6, and 7 after power on may result in unexpected interrupt signals.



Table 18 lists the register contents associated with each interrupt condition.

Table 18. Register Contents to Configure the Interrupt Pin

	CONTROL2 REGISTER CONTENTS: DETERMINE INTERRUPT PIN FUNCTIONALITY							
		I_FLAG_EN (CURRENT OVERLOAD)	T_FLAG_EN (THERMAL OVERLOAD)					
FUNCTION	D7	D6	D5					
POR (default values)	undefined	0	0					
No interrupt	0	0	0					
Interrupt on thermal overload only	0	0	1					
Interrupt on current overload only	0	1	0					
Interrupt on thermal or current overload	0	1	1					

### TSENSE Pin (10)

The TSENSE pin is internally connected to the anode of a temperature-sensing diode located within the PA output stage. Figure 45 shows a remote junction temperature sensor circuit that can be used to measure the junction temperature of AFE031. Measuring the junction temperature of the AFE031 is optional and not required.




Figure 45. Interfacing the TMP411 to the AFE031

#### Tx FLAG (Pin 47)

The Tx\_FLAG pin is an open drain output that indicates the readiness of the Tx signal path for transmission. When the Tx\_FLAG pin is high, the transmit signal path is enabled and ready for transmission. When the Tx\_FLAG pin is low, the transmit path is not ready for transmission.

### Rx\_FLAG (Pin 48)

The Rx\_FLAG pin is an open drain output that indicates the readiness of the Rx signal path for transmission. When the Rx\_FLAG pin is high, the transmit signal path is enabled and ready for transmission. When the Rx\_FLAG pin is low, the transmit path is not ready for transmission.



#### CALIBRATION MODES

The AFE031 can be configured for three different calibration modes: Tx Calibration, Rx Calibration, and Tx PGA Calibration. Calibration values can be determined during the calibration process and stored in system memory. A one-time calibration can be performed the first time that the system powers on; this calibration remains valid over the full temperature range and operating life of the AFE031, independent of the number of power-on/power-off cycles, as long as the calibration factors remain in the system memory. Calibration mode is accessed through the Control1 Register. Note that calibration is not required.

#### **Tx Calibration Mode**

The Tx PGA + Tx Filter ac gain can be calibrated in Tx Calibration Mode. Figure 46 shows the signal path during Tx Calibration mode.




Figure 46. Tx Calibration Mode Configuration

#### **Rx Calibration Mode**

The Tx PGA + Rx PGA1 + Rx Filter + Rx PGA2 ac gain can be calibrated in Rx Calibration mode. Figure 47 shows the signal path during Rx Calibration mode.




Figure 47. Rx Calibration Mode Configuration



#### **Tx PGA Calibration Mode**

The Tx PGA ac gain can be calibrated in Tx PGA Calibration mode. Figure 48 shows the signal path during Tx PGA Calibration mode.





Figure 48. Tx PGA Calibration Mode Configuration

### **BASIC CONFIGURATION**

Figure 49 shows the AFE031 configured in a typical PLC analog front-end application. The schematic shows the connections to the microprocessor and ac line. The values of the passive components in Figure 49 are suitable for a single-phase powerline communications application in the CENELEC A band, connected to a 120-VAC or 240-VAC, 50-Hz or 60-Hz ac line.

www.ti.com.cn





- (1) Recommended values for C1 and C2:
  - 1. C1:
    - CENELEC A: 680 pF
    - CENELEC B, C, D: 270 pF
  - 2. C2:
    - CENELEC A: 680 pF
    - CENELEC B, C, D: 560 pF

Figure 49. Typical Powerline Communications Modem Application



#### LINE-COUPLING CIRCUIT

The line-coupling circuit is one of the most critical circuits in a powerline modem. The line-coupling circuit has two primary functions: first, to block the low-frequency signal of the mains (commonly 50 Hz or 60 Hz) from damaging the low-voltage modem circuitry; second, to couple the modem signal to and from the ac mains. A typical line-coupling circuit is shown in Figure 50.




Figure 50. Simplified Line Coupling Circuit

For additional information on line-coupling interfaces with the AFE031, refer to Application Report SBOA130, Analog Front-End Design for a Narrowband Power-Line Communications Modem Using the AFE031 (available for download at www.ti.com).

### **CIRCUIT PROTECTION**

Powerline communications are often located in operating environments that are harsh for electrical components connected to the ac line. Noise or surges from electrical anomalies such as lightning, capacitor bank switching, inductive switching, or other grid fault conditions can damage high-performance integrated circuits if they are not properly protected. The AFE031 can survive even the harshest conditions if several recommendations are followed.

First, dissipate as much of the electrical disturbance before it reaches the AFE031 with a multi-layer approach using metal-oxide varistors (MOVs), transient voltage suppression diodes (TVSs), Schottky diodes, and a Zener diode. Figure 51 shows the recommended strategy for transient overvoltage protection.




Figure 51. Transient Overvoltage Protection for AFE031

Note that the high-voltage coupling capacitor must be able to withstand pulses up to the clamping protection provided by the MOV. A metalized polypropylene capacitor, such as the 474MKP275KA from Illinois Capacitor, Inc., is rated for 50 Hz to 60 Hz, 250 VAC to 310 VAC, and can withstand 24 impulses of 2.5 kV.



Table 19 lists several recommended transient protection components.

Table 19. Recommended Transient Protection Devices

	Table 19. Recommended Tra	insient Protection Devi	ces							
	120 VAC, 60 Hz									
COMPONENT	DESCRIPTION	MANUFACTURER	MFR PART NO (OR EQUIVALENT							
D1	Zener diode	Diodes, Inc.	1SMB59xxB <sup>(1)</sup>							
D2, D3	Schottky diode	Diodes, Inc.	1N5819HW							
TVS	Transient voltage suppressor	Diodec Semiconductor	P6SMBJxxC <sup>(2)</sup>							
MOV	Varistor	LittleFuse	TMOV20RP140E							
HV Cap	High-voltage capacitor	Illinois Capacitor, Inc	474MKP275KA <sup>(3)</sup>							
		240 VAC, 50 Hz								
COMPONENT	DESCRIPTION	MANUFACTURER	MFR PART NO (OR EQUIVALENT							
D1	Zener diode	Diodes, Inc.	1SMB59xxB <sup>(1)</sup>							
D2, D3	Schottky diode	Diodes, Inc.	1N5819HW							
TVS	Transient voltage suppressor	Diodec Semiconductor	P6SMBJxxC <sup>(2)</sup>							
MOV	Varistor	LittleFuse	TMOV20RP300E							
HV Cap	High-voltage capacitor	Illinois Capacitor, Inc	474MKP275KA <sup>(3)</sup>							

- 1) Select the Zener breakdown voltage at the lowest available rating beyond the normal power-supply operating range.
- (2) Select the TVS breakdown voltage at or slightly greater than (0.5 PA\_V<sub>S</sub>).

#### THERMAL CONSIDERATIONS

In a typical powerline communications application, the AFE031 dissipates 2 W of power when transmitting into the low impedance of the ac line. This amount of power dissipation can increase the junction temperature, which in turn can lead to a thermal overload that results in signal transmission interruptions if the proper thermal design of the PCB has not been performed. Proper management of heat flow from the AFE031 as well as good PCB design and construction are required to ensure proper device temperature, maximize performance, and extend device operating life.

The AFE031 is assembled into a 7-mm<sup>2</sup> x 7-mm<sup>2</sup>, 48-lead, QFN package. As Figure 52 shows, this QFN package has a large area exposed thermal pad on the underside that is used to conduct heat away from the AFE031 and into the underlying PCB.




Figure 52. QFN Package with Large Area Exposed Thermal Pad

Some heat is conducted from the silicon die surface through the plastic packaging material and is transferred into the ambient environment. Because plastic is a relatively poor conductor of heat, however, this route is not the primary thermal path for heat flow. Heat also flows across the silicon die surface to the bond pads, through the wire bonds, into the package leads, and finally into the top layer of the PCB. While both of these paths for heat flow are important, the majority (nearly 80%) of the heat flows downward, through the silicon die, into the thermally-conductive die attach epoxy, and into the exposed thermal pad on the underside of the package (see Figure 53). Minimizing the thermal resistance of this downward path to the ambient environment maximizes the life and performance of the device.

<sup>(3)</sup> A common value for the high-voltage capacitor is 470 nF. Other values may be substituted depending on the requirements of the application. Note that when making a substitution, it is important in terms of reliability that the capacitor be selected from the same famility or equivalent family of capacitors rated to withstand high-voltage surges.






Figure 53. Heat Flow in the QFN Package

The exposed thermal pad must be soldered to the PCB thermal pad. The thermal pad on the PCB should be the same size as the exposed thermal pad on the underside of the QFN package. Refer to Application Report, *QFN/SON PCB Attachment*, literature number SLUA271A, for recommendations on attaching the thermal pad to the PCB. Figure 54 illustrates the direction of heat spreading into the PCB from the device.




Figure 54. Heat Spreading into PCB

The heat spreading into the PCB is maximized if the thermal path is uninterrupted. Best results are achieved if the heat-spreading surfaces are filled with copper to the greatest extent possible, maximizing the percent area covered on each layer. As an example, a thermally robust, multilayer PCB design may consist of four layers with copper (Cu) coverage of 60% in the top layer, 85% and 90% in the inner layers, respectively, and 95% on the bottom layer.



Increasing the number of layers in the PCB, using thicker copper, and increasing the PCB area are all factors that improve the spread of heat. Figure 55 through Figure 57, respectively, show thermal resistance performance as a function of each of these factors.




Figure 55. Thermal Resistance as a Function of the Number of Layers in the PCB




Figure 56. Thermal Resistance as a Function of PCB Area




Figure 57. Thermal Resistance as a Function of Copper Thickness



For additional information on thermal PCB design using exposed thermal pad packages, refer to Application Report SBOA130, Analog Front-End Design for a Narrowband Power-Line Communications Modem Using the AFE031 and Application Report SLMA002E, PowerPAD<sup>TM</sup> Thermally-Enhanced Package (both available for download at www.ti.com).

### **Powerline Communications Developer's Kit**

A PLC developer's kit (TMDSPLCKIT-V3) is available to order at www.ti.com/plc. This kit offers complete hardware and software solutions for introducing flexible, efficient, and reliable networking capabilities to a wide variety of applications. With unique modular hardware architecture and flexible software framework, Tl's PLC solutions are the only PLC-based technology capable of supporting multiple protocol standards and modulation schemes with a single platform. This technology enables designers to leverage product lines across global markets. The flexibility of the platform also allows developers to optimize hardware and software performance for specific environmental operating conditions while simplifying end-to-end product design. Based on Tl's powerful C2000<sup>TM</sup> microcontroller architecture and the AFE031, developers can select the correct blend of processing capacity and peripherals to either add powerline communications to an existing design or implement a complete application with PLC communications.

The C2000 Powerline Modem Developer's Kit enables easy development of software-based PLC modems. The kit includes two PLC modems based on the C2000 TMS320F28069 controlCARD and the AFE031. The included PLC SUITE software supports several communication techniques, including OFDM (PRIME/G3 and FlexOFDM) and SFSK. The kit also includes onboard USB JTAG emulation and Code Composer Studio.

#### PACKAGING/MECHANICALS

Complete mechanical drawings and packaging information are appended to the end of this data sheet.



# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (March 2012) to Revision D	Page
Updated Figure 32	26
Updated Figure 34	
Changes from Revision B (September 2011) to Revision C	Page
Added cross-reference to footnote 2 to Output short-circuit parameter in Absolute Maximum Rating	gs table2
<ul> <li>Changed Frequency Response, Passband frequency (B/C/D Modes) parameter minimum and typ in Electrical Characteristics: Receiver (Rx)</li> </ul>	•
<ul> <li>Deleted Digital Outputs (INT, Tx_Flag, Rx_Flag), INT pin high, INT pin low, Tx_Flag high, Tx_Flag high, and Rx_Flag low parameter units from Electrical Characteristics: Digital</li> </ul>	
<ul> <li>Changed Digital Outputs (INT, Tx_Flag, Rx_Flag), Tx_Flag high, Tx_Flag low, Rx_Flag high, and parameter specification descriptions in Electrical Characteristics: Digital</li> </ul>	
<ul> <li>Changed Operating Supply Range, Power amplifier supply voltage parameter maximum specifical Characteristics: Power Supply</li> </ul>	
Changed title of Figure 20	18
Changed description of PA operating range in PA Block section	21
Updated Equation 2	22
Changed proper design margin note in PA Block section	
Updated Figure 35	29
Changed description of REF1 and REF2 Blocks section	30
Changed title of Table 9	35
Changed second paragraph of Power Supplies section	39



# PACKAGE OPTION ADDENDUM

27-Jan-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AFE031AIRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-3-260C-168 HR	-40 to 125	AFE031AI	Samples
AFE031AIRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-3-260C-168 HR	-40 to 125	AFE031AI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





27-Jan-2018

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 6-Jun-2019

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AFE031AIRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
AFE031AIRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
AFE031AIRGZT	VQFN	RGZ	48	250	330.0	16.4	7.25	7.25	1.1	12.0	16.0	Q2
AFE031AIRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

www.ti.com 6-Jun-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AFE031AIRGZR	VQFN	RGZ	48	2500	338.0	355.0	50.0
AFE031AIRGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
AFE031AIRGZT	VQFN	RGZ	48	250	338.0	355.0	50.0
AFE031AIRGZT	VQFN	RGZ	48	250	210.0	185.0	35.0

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A





PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司