



# lab1 Inverter design

Luo Jing

Department of Micro-nano electronics Shanghai JiaoTong University 2019.04.23

#### **Self-Introduction**

- TA: 罗京/luo jing
- 实验室地址/address of lab: 微电子大楼404室 /room 404 of Micro-electronics building
- 邮箱/email: <u>luojing@sjtu.edu.cn</u>
- 电话/phone number: 19822791625



#### **Outline**

- Server login
- Schematic design
- Pre-Simulation
- Layout design
- Post-Simulation
- Some shortcut keys



■ For Ubuntu, (开机密码: 123456)

■ Step 1: 打开Terminal,

microe@microe71:~\$ ssh luojing@192.168.3.12 -p 2322


初始密码:每个人的姓名拼音;

根据提示修改password;




■ Step 2: 打开新的Terminal, 输入 x2goclient,

进入x2goclient之后, 打开新的session, 设置如下:



设置好之后,点击该session,输入密码即可登录;





■ Step 3: 登录进server之后, 打开Terminal(注意 这里不是Ubuntu的terminal), 输入下面的命令:

\$ bash

luojing@microe:~/Desktop\$ cd ..

```
luojing@microe:~$ cd project_xh035_1022/
luojing@microe:~/project_xh035_1022$ source /eda/bashrc_ic616
luojing@microe:~/project_xh035_1022$ virtuoso
```

即可打开cadence



■ For Windows,

直接打开putty,

设置好host name: 192.168.3.12, port:2322, 点击ok

然后login as: 姓名拼音

Password: 姓名拼音

按照提示修改密码即可;


■ 在桌面上打开X2Go client, 之后的步骤和前面的设置

一样



#### **Schematic design**


Create a library






■ Name the library, attach to a tech lib(TECH\_XH035)












■ Create a schematic file in library "layout\_course"









■ Add instances(shortcut key — i)







■ Add wires(shortcut key — w)




■ Add pins(shortcut key — p)




■ Create a symbol of the schematic




Place pins in different directions




■ Change shape of symbol(shortcut key — delete)







Draw a shape you like



■ Draw a circle




Get the final shape like this




#### **Pre-Simulation**


Create testbench schematic




■ Add instances(shortcut key — i)




■ Add voltage source(shortcut key — i)




Connect all the parts and get final schematic




■ Start simulation, open ADE




Choose analysis you want to do




■ We choose tran analysis



Select signals to display




■ Run the simulation



■ Seperate and merge waveform






Zoom in or zoom out waveform




### ■ Create a layout file









■ Add instances(manually, using shortcut— i)




■ Display the layout of device(Shift + f)







Another way to add instances (auto-generation)



Click button to generate all from source




### Add VDD and GND contact




■ Choose Nguardring for VDD




Choose Pguardring for GND



■ Add other path (shortcut key — p or r)




#### Add via







Add a via between poly and metal1




■ Add pin labels(shortcut key — l)




Add pins of vdd gnd vin vout




Run DRC(design rule check)



### ■ Run DRC




■ DRC results




■ If you have DRC error, you can double click the error to highlight it in layout

For example, this error means the distance


between the MET1 is too close




Finally, we need to ensure no DRC error



Run LVS(layout VS schematic)




### ■ Run LVS







■ Finally, we have to get this Match result




## ■ Run QRC



Run QRC




### ■ Run QRC







■ Create config file




# Setup for config file






Setup for config file



# Open config file





e — enter in sub-block

**shift** + **b** — retreat from

sub-block

■ Run post-simulation, the same as pre-sim





### Some shortcut keys

■ Some shortcut keys for layout

f — full screen display k — ruler

**c** — copy **u** — revoke

#### **FileZilla**

■ Use it to download your files

