COSE222: Computer Architecture Assignment #1

Due: Sep 27, 2020 (Sunday) 11:59pm on Blackboard

Total points: 115

Please answer for the questions. Write your student ID and name on the top of the document. Submit your homework with "**PDF**" format only. (You can easily generate the pdf files from Microsoft Word or HWP. You can also handwrite your answers to scan the handwritten documents with "**PDF**" format. You can use the document capture applications such as "Office Lens" for scanning your documents with your smartphones.)

The	2	nct	vor	rul	.عما
1116	: a	HSV	vei	I U	ies:

- (1) You can write answers in both Korean and English.
- (2) Please make your final answer numbers have two decimal places.
- (3) Performance of A is improved by NN % compared to performance B if PerfA / PerfB = 1.NN.
- 1. Write the eight great ideas in computer architecture research mentioned during the class. [8]

2. **Student Y** stated that the performance of the ARM processor using 2 GHz clock exhibits higher performance than the x86 Pentium processor that runs with 1.5 GHz clock. Explain why the statement by **Student Y** is not always true. Please take a counter example in your answer. [5]

3. Assume a color display using 8-bits for each of primary colors (red, green, blue) per pixel and a frame size is 1920×1080 .
(a) What is the minimum size in bytes of the frame buffer to store a single frame? [3]
(b) Assume that you are requested to design a display interface that can transfer 60 frames per second. Assuming a single frame has a 1920 x 1080 resolution of 8-bits R/G/B pixels, calculate the minimum bandwidth of this display interface. Write your answer using MB/s. (1 KB = 1024 byte, 1 MB = 1024 KB) [3]
4. Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has 2.4GHz clock rate and a CPI of 1.2. P2 has a 3.0GHz clock rate and CPI of 1.4. P3 has a 4.0GHz clock rate and has a CPI of 2.2.
(a) Which processor has the highest performance expressed in instructions per second ? [6]
(b) If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions . [6]

5. Computer A can execute a C program 10 times in one second and Computer B can execute the same C program 20 times in one second. If the MIPS (million instructions per second) rate of Computer A is MIPS_A and MIPS rate of Computer B is MIPS_B, then an engineer concludes that MIPS_B = MIPS_A x 2. Under what conditions is this calculation correct? [5]
6. Assume that for a certain program compiler A results in a dynamic instruction count of 1.1×10^9 and has an execution time of 1.2 sec, while compiler B results in a dynamic instruction count of 1.5×10^9 and an execution time of 1.7 sec.
(a) Find the average CPI for each program given that the processor has a clock cycle time of 1 ns. [6]
(b) Assume that the compiled programs run on two different processors X and Y . If the execution times on the two processors are the same, how much faster is the clock of the processor Y running compiler B 's code versus the clock of the processor X running compiler A 's code? Assume that the processors have the same microarchitecture deploying the same ISA. [5]
(c) A new compiler is developed that uses only 6.0×10^8 instructions and has average CPI of 1.1. What is the speedup of using this new compiler versus using compiler A or B on the original processor? [6]

can be divided into four classes according to their CPI (classes A, B, C, and D). Consider the following two processors and an application.
P1: Clock frequency = 2.0GHz, CPIs for each instruction class = 1, 2, 3, 3
P2: Clock frequency = 3.0GHz, CPIs for each instruction class = 2, 2, 2, 2
Application: Instruction count = 1.0×10^6 , fractions by instruction classes: class A = 20% , class B = 10% , class C = 40% , class D = 30%
(a) Which processor is faster: P1 or P2? [5]
(b) What is the global CPI for each implementation? [6]
(c) Figure out the clock cycles required in both cases. [4]
8. An enhancement is proposed to a computer (called the baseline). The enhancement merges some
commonly occurring instructions into a single instruction. But this enhancement increases the clock cycle time by 20% for all instructions. Assume that 80% of the instructions in the baseline computer are merged into just 40%. (That means 2 instructions are merged into one instruction.) Furthermore, assume that in the baseline machine the CPI (clock per instruction) of the instructions that cannot be merged is 50% higher than the CPI of the instructions that can be merged. What is the speedup of the enhanced computer over the baseline? [15]

7. Consider two different implementations of **the same instruction set architecture**. The instructions

9. Let us assume that 40% of instructions in a certain program can be parallelized. Note that if 100% o instructions is parallelizable, the execution time of this application will be half if running on a dual-cor	
processor. (a) What are the performance improvements of this application when running on dual-core (2 cores), quad-core (4 cores), and octa-core (8 cores) processors, respectively. Assume that the baseline machin for comparison is a single-core system. [6]	
(b) Assuming the dynamic power consumption of the single-core processor is P, what are the power consumption of the dual-core, quad-core, and octa-core processors, respectively? Use the equation learned during the class and ignore the activity factor. [6]	

(c) Energy (=power x time) is the appropriate metric that considers both performance and cost. Namely we can recognize the total of consumed power that is required for executing applications by using energy. Calculate the energy consumption of single-core, dual-core, quad-core, and octa-core processors respectively using A (execution time) and P (power consumption) of the single-core processor. Figure out the best configuration considering the only energy consumption. [8]
10. Assume a program requires the execution of $50x10^6$ FP instructions, $110x10^6$ INT instructions, $80x10^6$ load/store instructions, and $16x10^6$ branch instructions. The CPI for each type of instruction (FP, INT, load/store, and branch types) is 1, 1, 4, and 2, respectively. Assume that the processor has a 2GHz clock rate.
(a) By how much must we improve the CPI of FP instructions if we want the program to run two times faster? [6]
(b) By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of load/store and branch instructions is reduced by 30%? [6]