{"payload":{"header_redesign_enabled":false,"results":[],"type":"repositories","page":1,"page_count":0,"elapsed_millis":81,"errors":[],"result_count":0,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Azhelnio%252Fahb_lite_sdram%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/sponsors/batch_deferred_sponsor_buttons":{"post":"gT2mXeSF9RkAHK_Sbi89H1tdI1wcwJzjBkENIoi6fC0Geb1w5nzdY-4hd0q-bLjuThMU9qq133pl08ehS8iptw"}}},"title":"Repository search results"}