



SR4DFlowNet — Architectural Variants

All variants share dual-stream input (Phase / PC), 8 LR residual blocks, trilinear upsampling, 4 HR residual blocks, and 4 output heads ($\hat{u}$, $\hat{v}$, $\hat{w}$, M)


Original
(SR4DFlowNet)




Residual Skip




Pre-Res CBAM




Pre-Upsample CBAM




Phase 1
(CBAM everywhere)




Phase 2
(+Cross-Gate +Token-Mix)



Phase 3
(+Bidi Cross-Attn)



JIT-SR-3D



Legend

