

Intel MPX Explained

A Cross-layer Analysis of the Intel MPX System Stack

intel-mpx.github.io

Pascal Felber

Oleksii Oleksenko,
Dmitrii Kuvaiskii, Christof Fetzer

Pramod Bhatotia

Memory error:

an access to an unintended memory region

Spatial errors

Unintended address

E.g., buffer overflow, stack overflow

Temporal errors

Unintended time

E.g., double free, dangling pointers

Memory errors: a major threat




Felix Wilhelm

@_fel1x

Follow

ISC patched two interesting bugs in their DHCP codebase: A global buffer overflow triggerable over DHCPv6 and a refcount overflow -> use-after-free bug in their option parsing: [lists.isc.org/pipermail/dhcp ...](https://lists.isc.org/pipermail/dhcp/201803010001.html) and [lists.isc.org/pipermail/dhcp ...](https://lists.isc.org/pipermail/dhcp/201803010001.html)



nixCraft

@nixcraft

Follow

ALL versions of Exim MTA affected by buffer overflow vulnerability that allows an attacker to run code remotely (CVE-2018-6789). Patch your Linux/Unix server ASAP.



hanna

@hanna

Follow

Stack buffer overflow in WolfSSL before 3.13.0 [blog.fuzzing-project.org/63-Stack-buffe ...](https://blog.fuzzing-project.org/63-Stack-buffe)

3:49 PM - 24 Mar 2018



#cloudblood

Memory errors: a major threat



Felix Wilhelm
@_fel1x

ISC patched two i
DHCP codebase:
triggerable over D
overflow -> use-at
parsing: lists.isc.o
lists.isc.org/piperr

NATIONAL VULNERABILITY DATABASE

[VULNERABILITIES](#)[SEARCH AND STATISTICS](#)

Q Search Results [\(Refine Search\)](#)

Search Parameters:

- Results Type: Overview
- Search Type: Search All
- Category (CWE): CWE-119 - Buffer Errors
- Published Start Date: 01/01/2017
- Published End Date: 12/31/2017

There are **2,530** matching records.
Displaying matches **1** through **20**.

Patch your Linux/Unix server ASAP.

Follow

/wolfSSL before
t.org/63-Stack-



#cloudbleed

Memory errors: a major threat



Felix Wilhelm
@_fel1x

ISC patched two i
DHCP codebase:
triggerable over D
overflow -> use-at
parsing: lists.isc.o
lists.isc.org/piperr

NATIONAL VULNERABILITY DATABASE

[VULNERABILITIES](#)[SEARCH AND STATISTICS](#)

Q Search Results [\(Refine Search\)](#)

Search Parameters:

- Results Type: Overview
- Search Type: Search All
- Category (CWE): CWE-119 - Buffer Errors
- Published Start Date: 01/01/2017
- Published End Date: 12/31/2017

There are **2,530** matching records.
Displaying matches **1** through **20**.

Patch your Linux/Unix server ASAP.

Follow


WolfSSL before
t.org/63-Stack-



#cloudbleed


Intel MPX

Hardware-assisted memory protection



Intel MPX


Hardware-assisted memory protection



- New instructions: check safety
- New registers: store metadata

Intel MPX


Hardware-assisted memory protection



- Manage memory and handle errors
- New instructions: check safety
- New registers: store metadata

Intel MPX

Hardware-assisted memory protection



- Add the new instructions
- Runtime support
- Manage memory and handle errors
- New instructions: check safety
- New registers: store metadata

Intel MPX


- A ready solution
 - Available in recent CPUs
 - Supported by major compilers (GCC, ICC)
- And yet, not adopted in practice

Our study:


What went wrong?

What caused the issues?
What can we learn from it?

A brief overview

[illegible]

Security



Usability

Details: <http://intel-mpx.github.io>

Performance

Approach	Average Slowdown		
	PARSEC	SPEC	Phoenix
MPX (ICC version)	25 %	61 %	56 %
AddressSanitizer	43 %	62 %	60 %
SAFECode	182 %	129 %	5 %
SoftBound	183 %	103 %	168 %

Performance

Approach	Average Slowdown		
	PARSEC	SPEC	Phoenix
MPX (ICC version)	25 %	61 %	56 %
AddressSanitizer	43 %	62 %	60 %
SAFECode	182 %	129 %	5 %
SoftBound	183 %	103 %	168 %

Not significantly better than SW solutions

Security

- Comparable / better security guarantees
- A few issues
 - multithreading support
 - temporal errors
 - could be fixed in future generations


Usability

- Applications may need modifications
 - Non-standard idioms
 - Ad-hoc memory management

Usability

- Applications may need modifications
 - Non-standard idioms
 - Ad-hoc memory management

Our experience:



Obstacles to Adoption

- Performance
 - High runtime cost
- Usability
 - Necessary modifications

Not security
(at least, not to a large extent)

Lessons Learned

1. It is cheaper not to save on hardware
 - Parallel checks \Rightarrow improved performance
 - Bounds cache \Rightarrow reduced cache contention

Lessons Learned

1. It is cheaper not to save on hardware

- Parallel checks \Rightarrow improved performance
- Bounds cache \Rightarrow reduced cache contention

2. Protection should be transparent

- Embedded checks \Rightarrow fewer application changes
- Atomic checks \Rightarrow no multithreading issues

Lessons Learned

1. It is cheaper not to save on hardware

- Parallel checks \Rightarrow improved performance
- Bounds cache \Rightarrow reduced cache contention

2. Protection should be transparent

- Embedded checks \Rightarrow fewer application changes
- Atomic checks \Rightarrow no multithreading issues

3. Defence should be complete

- Temporal protection \Rightarrow complete security solution

Summary

- MPX: an evolutionary improvement
 - Compromises hindered adoption
- Security is not enough
 - Strive for transparent and low-cost protection
- Realistic solution requires radical redesign

Summary

- MPX: an evolutionary improvement
 - Compromises hindered adoption
- Security is not enough
 - Strive for transparent and low-cost protection
- Realistic solution requires radical redesign



<https://intel-mpx.github.io/>



GitHub

[https://github.com/tudinfse/
intel_mpx_explained](https://github.com/tudinfse/intel_mpx_explained)

Summary

- MPX: an evolutionary improvement
 - Compromises hindered adoption
- Security is not enough
 - Strive for transparent and low-cost protection
- Realistic solution requires radical redesign



<https://intel-mpx.github.io/>



[https://github.com/tudinfse/
intel_mpx_explained](https://github.com/tudinfse/intel_mpx_explained)

Thanks!


oleksii.oleksenko@tu-dresden.de

Twitter: @oleksii_o


Backup

SW approaches


**(a) Trip-wire:
AddressSanitizer**




**(b) Object-based:
SAFECode**




**(c) Pointer-based:
SoftBound**



Bound address translation




BT allocation




Execution ports


① bndmk ② bndcl/bndcu ③ bndmov ④ bndldx ⑤ bndstx




Bounds checking bottleneck




Runtime overhead




Cache effects




Instruction overheads




IPC




Memory overheads




MPX instructions




MPX features






Multithreading



Performance (Haswell)



Case studies: Apache, Memcached, Nginx



Usability

