#### Lab4

```
逻辑设计
cpu
DBU
核心代码
control
ALU & regfile
top
DBU
仿真结果
结果分析
实验总结
意见建议
思考题(以accm指令为例)
```

## Lab4

### 逻辑设计

#### cpu

相比于单周期cpu,主要的不同点在于:

- data和instr存在一个dist\_mem中
- 新增了IR, MEMDATAREAD 两个寄存器存储 mem 读结果
- 新增了A, B, ALUOut 存储 regfile 的 rd1, rd2 和 ALU 的运算结果
- PC的自增运算和跳转不需要单独的模块(因此只需要一个ALU)
- control 模块的变化

#### **DBU**

# 核心代码

#### control

这分出了若干个状态, 采用三段式描述

```
//----n_state----//
 1
       always @(*) begin
 2
 3
           case (c_state)
               4'd0: n_state=1;
 4
               4'd1: // decode
 5
 6
                    case (opcode)
 7
                        6'b000000: n_state = 4'd6;
   //R-ex
 8
                        6'b100011: n_state =
   4'd2;//lw
9
                        6'b101011: n state =
   4'd2;//sw
10
                        6'b000100: n_state =
   4'd8;//beq
11
                        6'b000010: n_state =
   4'd9;//jump
                        6'b001000: n_state =
12
   4'd10;//addi
                        default: ;
13
14
                    endcase
                4'd2: //MEMaddr
15
16
                    case (opcode)
17
                        6'b100011: n_state=4'd3;
                        6'b101011: n_state=4'd5;
18
19
                        default: ;
                    endcase
20
21
                4'd3: //memread
                    n_state = 4'd4;
22
```

```
23
                4'd4: //memwriteback
                    n_state = 4'd0;
24
25
                4'd5: //memwrite
                    n_state = 4'd0;
26
27
                4'd6: //execute
28
                    n_state = 4'd7;
29
                4'd7: //aluwriteback
30
                     n_state = 4'd0;
31
                4'd8: //branch
32
                    n_state = 4'd0;
33
                4'd9: //jump
34
                    n_state = 4'd0;
35
                4'd10: //addi
36
                    n_{state} = 4'd11;
                4'd11: //addi writeback
37
38
                    n_state = 4'd0;
                4'd15: // rst
39
40
                    n_state = 4'd0;
41
                default: ;
            endcase
42
43
        end
```

```
//----signal----//
       always @(*)begin
2
 3
           if(rst) begin
               IorD = 1'b0;
4
               PCSource = 2'b11; //nextPC=0;
 5
               PCWrite = 1'b1:
6
7
           end
8
           else
9
               case(c_state)
                    4'd0://fetch
10
11
                    begin
12
                        PCWriteCond = 0;
13
                        IorD = 1'b0; // Memaddr: PC
14
                        MemRead = 1'b1; // Mem read
                        MemWrite = 1'b0;
15
```

```
IRWrite = 1'b1; // save
16
   Instr
17
                        RegDst = 1'b0;
                        MemtoReg = 1'b0;
18
                        RegWrite = 1'b0;
19
                        ALUSrcA = 1'b0; // srcA: PC
20
                        ALUSrcB = 2'b01; // srcB: 4
21
22
                        ALUcontrol = 3'b000; //
   ALU's func: add
23
                        Branch = 1'b0;
24
                        PCWrite = 1'b1; // enable
   update PC
25
                        PCSource = 2'b00; // select
   ne0tPC=PC+4
26
                    end
                    4'd1://decode
27
28
                    begin
29
                        PCWriteCond = 0;
30
                        IorD = 1'b0;
31
                        MemRead = 1'b0;
32
                        MemWrite = 1'b0;
33
                        IRWrite = 1'b0;
34
                        RegDst = 1'b0;
35
                        MemtoReg = 1'b0;
36
                        RegWrite = 1'b0;
37
                        ALUSrcA = 1'b0; // srcA: PC
38
                        ALUSrcB = 2'b11; // srcB:
   SignEOtended<<2
39
                        ALUcontrol = 3'b000; //
   ALU's func: add
                        Branch = 1'b0;
40
41
                        PCWrite = 1'b0;
42
                        PCSource = 2'b00;
43
                    end
                    4'd2: //memaddr
44
45
                    begin
                        PCWriteCond = 0;
46
```

```
47
                        IorD = 1'b0;
48
                        MemRead = 1'b0;
49
                        MemWrite = 1'b0;
50
                        IRWrite = 1'b0;
51
                        RegDst = 1'b0;
                        MemtoReg = 1'b0;
52
53
                        Regwrite = 1'b0;
54
                        ALUSrcA = 1'b1; // srcA:
   RegRdout1
55
                        ALUSrcB = 2'b10; // srcB:
   SignExtended
56
                        ALUcontrol = 3'b000; // add
57
                        Branch = 1'b0:
                        PCWrite = 1'b0:
58
59
                        PCSource = 2'b00;
60
                    end
                    4'd3: //memread
61
62
                    begin
63
                        PCWriteCond = 0;
                        IorD = 1'b1; //
64
   ALUResult_DFF
                        MemRead = 1'b1; // Mem
65
   read
66
                        MemWrite = 1'b0;
                        IRWrite = 1'b0;
67
68
                        RegDst = 1'b0;
                        MemtoReg = 1'b0;
69
                        RegWrite = 1'b0;
70
71
                        ALUSrcA = 1'b0;
72
                        ALUSrcB = 2'b00;
73
                        ALUcontrol = 3'b000;
74
                        Branch = 1'b0;
75
                        PCWrite = 1'b0;
76
                        PCSource = 2'b00;
77
                    end
78
                    4'd4: //memwriteback
79
                    begin
```

```
80
                          PCWriteCond = 0:
 81
                         IorD = 1'b0;
 82
                         MemRead = 1'b0;
                         MemWrite = 1'b0;
 83
 84
                         IRWrite = 1'b0;
                         RegDst = 1'b0; //
 85
    RegWdaddr: Rt
 86
                         MemtoReg = 1'b1; //
    RegWdin: Memout
                         RegWrite = 1'b1; // enable
 87
    Reg write
 88
                         ALUSrcA = 1'b0;
 89
                         ALUSrcB = 2'b00;
 90
                         ALUcontrol = 3'd6;
 91
                         Branch = 1'b0;
 92
                          PCWrite = 1'b0;
 93
                          PCSource = 2'b00;
 94
                     end
 95
                     4'd5: //memwrite
 96
                     begin
 97
                          PCWriteCond = 0;
                         IorD = 1'b1; // Memaddr:
98
    ALUResult_DFF
99
                         MemRead = 1'b0;
                         MemWrite = 1'b1; // enable
100
    Mem write
101
                         IRWrite = 1'b0;
102
                         RegDst = 1'b0;
103
                         MemtoReg = 1'b0;
104
                         RegWrite = 1'b0;
105
                         ALUSrcA = 1'b0;
106
                         ALUSrcB = 2'b00;
107
                         ALUcontrol = 3'd6;
108
                         Branch = 1'b0;
                          PCWrite = 1'b0;
109
110
                          PCSource = 2'b00;
111
                     end
```

```
112
                     4'd6: //R type e0ecute
                     begin
113
114
                         PCWriteCond = 0;
115
                         IorD = 1'b0;
116
                         MemRead = 1'b0;
117
                         MemWrite = 1'b0;
118
                         IRWrite = 1'b0;
119
                         RegDst = 1'b0;
120
                         MemtoReg = 1'b0;
                         RegWrite = 1'b0;
121
                         ALUSrcA = 1'b1; // srcA:
122
    RegRdout1_DFF
123
                         ALUSrcB = 2'b00; // srcB:
    RegRdout2_DFF
124
                         case(FUNC) // ALU's func:
    decided by 'Funct'
                              6'b100000: ALUcontrol =
125
    5'h00;//add
                              6'b100010: ALUcontrol =
126
    5'h01;//sub
127
                              6'b100100: ALUcontrol =
    5'h02;//and
128
                              6'b100101: ALUcontrol =
    5'h03;//or
                              6'b100110: ALUcontrol =
129
    5'h04://xor
130
                              default::
131
                         endcase
132
                         Branch = 1'b0;
133
                         PCWrite = 1'b0;
134
                         PCSource = 2'b00;
135
                     end
                     4'd7: //aluwriteback
136
137
                     begin
138
                         PCWriteCond = 0;
139
                         IorD = 1'b0;
                         MemRead = 1'b0;
140
```

```
141
                          MemWrite = 1'b0:
142
                          IRWrite = 1'b0;
143
                          RegDst = 1'b1; //
    RegWdaddr: Rd
                         MemtoReg = 1'b0; //
144
    RegWdin: ALUResult_DFF
                         RegWrite = 1'b1; // enable
145
    Reg write
146
                         ALUSrcA = 1'b0;
147
                         ALUSrcB = 2'b00;
                         ALUcontrol = 3'd6;
148
                         Branch = 1'b0;
149
150
                          PCWrite = 1'b0;
151
                          PCSource = 2'b00;
152
                     end
                     4'd8: //branch begin
153
154
                     begin
155
                          IorD = 0;
                          PCWriteCond = 1;
156
                         MemRead = 1'b0;
157
158
                         MemWrite = 1'b0;
                          IRWrite = 1'b0:
159
160
                          RegDst = 1'b0;
                         MemtoReg = 1'b0;
161
                         Regwrite = 1'b0;
162
163
                         ALUSrcA = 1'b1;
                         ALUSTCB = 2'b00;
164
                         ALUcontrol = 3'b001;
165
166
                          Branch = 1'b1;
167
                          PCWrite = 1'b0;
168
                          PCSource = 2'b01;
169
                     end
                     4'd9: //jump
170
171
                     begin
172
                          PCWriteCond = 0;
173
                          IorD = 1'b0;
                         MemRead = 1'b0;
174
```

```
175
                         MemWrite = 1'b0:
176
                         IRWrite = 1'b0;
177
                         RegDst = 1'b0;
                         MemtoReg = 1'b0;
178
                         Regwrite = 1'b0;
179
180
                         ALUSrcA = 1'b0;
                         ALUSrcB = 2'b00;
181
182
                         ALUcontrol = 3'd6;
183
                         Branch = 1'b0;
184
                          PCWrite = 1'b1; // enable
    update PC
185
                          PCSource = 2'b10; // select
    ne0tPC = PCJump
186
                     end
187
                     4'd10: //addi execute
188
                     begin
189
                          PCWriteCond = 0;
190
                         IorD = 1'b0;
                         MemRead = 1'b0;
191
192
                         MemWrite = 1'b0;
                         IRWrite = 1'b0;
193
194
                         RegDst = 1'b0;
195
                         MemtoReg = 1'b0;
196
                         RegWrite = 1'b0;
197
                         ALUSrcA = 1'b1;
198
                         ALUSTCB = 2'b10;
199
                         ALUcontrol = 3'b000;
200
                         Branch = 1'b0;
201
                          PCWrite = 1'b0;
202
                          PCSource = 2'b00;
203
                     end
                     4'd11: //addi regwriteback
204
205
                     begin
206
                          PCWriteCond = 0;
207
                         IorD = 1'b0;
208
                         MemRead = 1'b0;
                         MemWrite = 1'b0;
209
```

```
IRWrite = 1'b0;
210
211
                         RegDst = 1'b0; //
    RegWdaddr: Rt
212
                         MemtoReg = 1'b0; //
    RegWdin: ALUResult_DFF
                         RegWrite = 1'b1; // enable
213
    Reg write
214
                         ALUSrcA = 1'b0;
215
                         ALUSrcB = 2'b00;
216
                         ALUcontrol = 3'd6;
217
                         Branch = 1'b0;
218
                         PCWrite = 1'b0;
219
                         PCSource = 2'b00;
220
                     end
221
                     default:;
222
                 endcase
223 end
```

### **ALU & regfile**

和单周期相仿

### top

按照电路图连线

```
1 module top(
     input clk,
2
3 input rst
4 );
5 //----variable-----
  -//
      reg [31:0] IR, MDR; // mem data register
6
7
      reg [31:0] PC;
8
      reg [31:0] A, B, ALUOut;
      wire [4:0] Rd, Rt, Rs;
9
     wire [25:0] JumpIMM;
10
```


```
11
       wire [15:0] IMM16;
12
       wire [5:0] Op, Funct;
       wire [31:0] SignExtented, shleft, Memdata;
13
       wire [31:0] ALUresult;
14
15
       wire Zero;
16
17
18
       wire IorD;
19
       wire MemRead;
20
       wire MemWrite;
21
       wire IRWrite;
22
       wire RegDst;
23
       wire MemtoReg;
24
       wire RegWrite;
25
       wire ALUSrcA;
26
       wire [1:0] ALUSTCB;
27
       wire [2:0] ALUControl;
28
       wire Branch;
29
       wire PCWrite;
30
       wire PCWriteCond;
31
       wire [1:0] PCSource;
32
       wire PCwe;
33
34
      wire k;
       assign k = 1;
35
36
   //-----Control-----
   -//
       control control1(.clk(clk),
37
38
                         .rst(rst),
39
                         .zero(Zero),
40
                         .IorD(IorD),
41
                         .MemRead (MemRead),
                         .MemWrite(MemWrite),
42
43
                         .RegWrite(RegWrite),
44
                         .IRWrite(IRWrite),
45
                         .RegDst(RegDst),
46
                         .MemtoReg(MemtoReg),
```

```
47
                       .ALUSrcA(ALUSrcA),
48
                       .ALUSrcB(ALUSrcB),
49
                       .ALUcontrol(ALUControl),
50
                       .Branch(Branch),
51
                       .PCWrite(PCWrite),
                       .PCWriteCond(PCWriteCond),
52
53
                       .PCSource(PCSource),
54
                       . PCwe(PCwe),
55
                       .FUNC(Funct),
56
                       .opcode(Op));
   //-----ASSIGN-----
57
   -//
       assign JumpIMM = IR[25:0];
58
59
       assign Funct = IR[5:0];
60
       assign IMM16 = IR[15:0];
61
       assign Rd = IR[15:11];
       assign Rt = IR[20:16];
62
      assign Rs = IR[25:21];
63
64
       assign Op = IR[31:26];
       assign SignExtented = IMM16[15]?
65
   {16'hffff,IMM16}:{16'h0,IMM16};
       assign shleft = SignExtented<<2;</pre>
66
   //----PC-----//
67
      wire [31:0] PCin;
68
69
      mux4 PCmux(.a(ALUresult),
70
                 .b(ALUOut),
71
                 .c({PC[31:28],{2'b00,JumpIMM}}
   <<2}),
72
                 .d(0),
73
                 .sel(PCSource),
74
                 .y(PCin));
       always @(posedge clk or posedge rst) begin
75
          if(rst) PC = 0;
76
77
          else if(PCwe) PC=PCin;
78
       end
   //-----//
79
```

```
MEM1 MEM(.clk(clk), .spo(Memdata),
 80
    .we(MemWrite),.a(IorD?
    ALUOut[10:2]:PC[10:2]),.d(B));
    //----IR MDR-----//
 81
       always @(posedge clk)
 82
 83
           MDR <= Memdata;
       always @(posedge clk)
 84
           if(IRWrite) IR <= Memdata;</pre>
 85
    //-----//
 86
       wire [31:0] rd1, rd2;
 87
       always @(posedge clk) A <= rd1;
 88
       always @(posedge clk) B <= rd2;
 89
       req_file REG(.clk(clk),
 90
 91
                    .rst(rst),
 92
                    .ra1(Rs),
 93
                    .ra2(Rt),
 94
                    .rd1(rd1),
 95
                    .rd2(rd2),
 96
                    .we(RegWrite),
 97
                    .wd(MemtoReg ? MDR : ALUOut),
                   .wa(RegDst?Rd:Rt));
 98
 99 //----//
100 wire [31:0] ALUB;
101
       mux4
    alub(.a(B),.b(4),.c(SignExtented),.d(shleft),.s
    el(ALUSrcB),.y(ALUB));
       ALU alu(.a(ALUSrcA?A:PC),
102
103
               .b(ALUB),
104
               .m(ALUControl),
               .y(ALUresult),
105
               .zf(zero));
106
107
       always @(posedge clk) ALUOut = ALUresult;
108 endmodule // top
```

#### **DBU**

### 仿真结果



#### 结果



## 结果分析

cpu可以稳定运行,在多个周期后得到 success 的结果并储存在了 mem 的适当位置

### 实验总结

- 1. 不必刻意地抽象, 分割功能到更多子模块, 但是每个模块的代码 应该条理清晰(注释完备)
- 2. 状态机还是应该每个变量都赋值(而不是赋高阻态)

### 意见建议

多周期还是比较简单,可以时间缩减到1周

# 思考题(以accm指令为例)

#### 这部分没有仿真过

- 修改 IorD和 ALUSrca 的位宽到2位, 修改对应的2位mux变成4位mux
  - <<<<< Updated upstream
- 4位mux对应的位置连上rd1和memdataread
- 控制器在R-ex的状态时增加对accm的处理

具体可以看我的accm分支