

Lab4

逻辑设计

cpu

DBU

核心代码

control

ALU & regfile

top

DBU

仿真结果

结果分析

实验总结

意见建议

思考题(以accm指令为例)

Lab4

逻辑设计

cpu

相比于单周期cpu, 主要的不同点在于:

- data和instr存在一个dist_mem中
- 新增了IR, MEMDATAREAD两个寄存器存储mem读结果
- 新增了A, B, ALUOut存储regfile的rd1, rd2和ALU的运算结果
- PC的自增运算和跳转不需要单独的模块(因此只需要一个ALU)
- control模块的变化

DBU

只是增加了几个读端口

核心代码

control

这分出了若干个状态, 采用三段式描述

```
1  //-----n_state-----//
2  always @(*) begin
3      case (c_state)
4          4'd0: n_state=1;
5          4'd1: // decode
6              case (opcode)
7                  6'b000000: n_state = 4'd6;
8                  //R-ex
9                  6'b100011: n_state =
10                     4'd2; //lw
11                     6'b101011: n_state =
12                     4'd2; //sw
13                     6'b000100: n_state =
14                     4'd8; //beq
15                     6'b000010: n_state =
16                     4'd9; //jump
17                     6'b001000: n_state =
18                     4'd10; //addi
19                     default: ;
20                 endcase
21             4'd2: //MEMaddr
22                 case (opcode)
23                     6'b100011: n_state=4'd3;
24                     6'b101011: n_state=4'd5;
25                     default: ;
26                 endcase
27             4'd3: //memread
28                 n_state = 4'd4;
```

```

23         4'd4: //memwriteback
24             n_state = 4'd0;
25         4'd5: //memwrite
26             n_state = 4'd0;
27         4'd6: //execute
28             n_state = 4'd7;
29         4'd7: //aluwriteback
30             n_state = 4'd0;
31         4'd8: //branch
32             n_state = 4'd0;
33         4'd9: //jump
34             n_state = 4'd0;
35         4'd10: //addi
36             n_state = 4'd11;
37         4'd11: //addi writeback
38             n_state = 4'd0;
39         4'd15: // rst
40             n_state = 4'd0;
41         default: ;
42     endcase
43 end

```

```

1  //-----signal-----//
2      always @(*)begin
3          if(rst) begin
4              IorD = 1'b0;
5              PCSource = 2'b11; //nextPC=0;
6              PCWrite = 1'b1;
7          end
8          else
9              case(c_state)
10                 4'd0://fetch
11                 begin
12                     PCWriteCond = 0;
13                     IorD = 1'b0; // Memaddr: PC
14                     MemRead = 1'b1; // Mem read
15                     MemWrite = 1'b0;

```

```

16         IRWrite = 1'b1; // save
Instr
17         RegDst = 1'b0;
18         MemtoReg = 1'b0;
19         RegWrite = 1'b0;
20         ALUSrcA = 1'b0; // srcA: PC
21         ALUSrcB = 2'b01; // srcB: 4
22         ALUcontrol = 3'b000; //
        ALU's func: add
23         Branch = 1'b0;
24         PCWrite = 1'b1; // enable
        update PC
25         PCSrc = 2'b00; // select
        ne0tPC=PC+4
26     end
27     4'd1://decode
28     begin
29         PCWriteCond = 0;
30         IorD = 1'b0;
31         MemRead = 1'b0;
32         MemWrite = 1'b0;
33         IRWrite = 1'b0;
34         RegDst = 1'b0;
35         MemtoReg = 1'b0;
36         RegWrite = 1'b0;
37         ALUSrcA = 1'b0; // srcA: PC
38         ALUSrcB = 2'b11; // srcB:
        SignE0tended<<2
39         ALUcontrol = 3'b000; //
        ALU's func: add
40         Branch = 1'b0;
41         PCWrite = 1'b0;
42         PCSrc = 2'b00;
43     end
44     4'd2: //memaddr
45     begin
46         PCWriteCond = 0;

```

```

47         IorD = 1'b0;
48         MemRead = 1'b0;
49         MemWrite = 1'b0;
50         IRWrite = 1'b0;
51         RegDst = 1'b0;
52         MemtoReg = 1'b0;
53         RegWrite = 1'b0;
54         ALUSrcA = 1'b1; // srcA:
    RegRdout1
55         ALUSrcB = 2'b10; // srcB:
    SignExtended
56         ALUcontrol = 3'b000; // add
57         Branch = 1'b0;
58         PCWrite = 1'b0;
59         PCSource = 2'b00;
60     end
61     4'd3: //memread
62     begin
63         PCWriteCond = 0;
64         IorD = 1'b1; //
    ALUResult_DFF
65         MemRead = 1'b1; // Mem
    read
66         MemWrite = 1'b0;
67         IRWrite = 1'b0;
68         RegDst = 1'b0;
69         MemtoReg = 1'b0;
70         RegWrite = 1'b0;
71         ALUSrcA = 1'b0;
72         ALUSrcB = 2'b00;
73         ALUcontrol = 3'b000;
74         Branch = 1'b0;
75         PCWrite = 1'b0;
76         PCSource = 2'b00;
77     end
78     4'd4: //memwriteback
79     begin

```

```

80         PCWriteCond = 0;
81         IorD = 1'b0;
82         MemRead = 1'b0;
83         MemWrite = 1'b0;
84         IRWrite = 1'b0;
85         RegDst = 1'b0; //
      Regwdaddr: Rt
86         MemtoReg = 1'b1; //
      Regwdin: Memout
87         RegWrite = 1'b1; // enable
      Reg write
88         ALUSrcA = 1'b0;
89         ALUSrcB = 2'b00;
90         ALUcontrol = 3'd6;
91         Branch = 1'b0;
92         PCWrite = 1'b0;
93         PCSource = 2'b00;
94     end
95     4'd5: //memwrite
96     begin
97         PCWriteCond = 0;
98         IorD = 1'b1; // Memaddr:
      ALUResult_DFF
99         MemRead = 1'b0;
100        MemWrite = 1'b1; // enable
      Mem write
101        IRWrite = 1'b0;
102        RegDst = 1'b0;
103        MemtoReg = 1'b0;
104        RegWrite = 1'b0;
105        ALUSrcA = 1'b0;
106        ALUSrcB = 2'b00;
107        ALUcontrol = 3'd6;
108        Branch = 1'b0;
109        PCWrite = 1'b0;
110        PCSource = 2'b00;
111    end

```

```

112      4'd6: //R type e0ecute
113      begin
114          PCWriteCond = 0;
115          IorD = 1'b0;
116          MemRead = 1'b0;
117          MemWrite = 1'b0;
118          IRWrite = 1'b0;
119          RegDst = 1'b0;
120          MemtoReg = 1'b0;
121          RegWrite = 1'b0;
122          ALUSrcA = 1'b1; // srcA:
123          ALUSrcB = 2'b00; // srcB:
124          case(FUNC) // ALU's func:
125              decided by 'Funct'
126                  6'b100000: ALUcontrol =
127                      5'h00; //add
128                  6'b100010: ALUcontrol =
129                      5'h01; //sub
130                  6'b100100: ALUcontrol =
131                      5'h02; //and
132                  6'b100101: ALUcontrol =
133                      5'h03; //or
134                  6'b100110: ALUcontrol =
135                      5'h04; //xor
136                  default;;
137              endcase
138          Branch = 1'b0;
139          PCWrite = 1'b0;
140          PCSrc = 2'b00;
141      end
142      4'd7: //aluwriteback
143      begin
144          PCWriteCond = 0;
145          IorD = 1'b0;
146          MemRead = 1'b0;

```

```

141         MemWrite = 1'b0;
142         IRWrite = 1'b0;
143         RegDst = 1'b1; //
Regwdaddr: Rd
144         MemtoReg = 1'b0; //
Regwdin: ALUResult_DFF
145         RegWrite = 1'b1; // enable
Reg write
146         ALUSrcA = 1'b0;
147         ALUSrcB = 2'b00;
148         ALUcontrol = 3'd6;
149         Branch = 1'b0;
150         PCWrite = 1'b0;
151         PCSource = 2'b00;
152     end
153     4'd8: //branch begin
154     begin
155         IorD = 0;
156         PCWriteCond = 1;
157         MemRead = 1'b0;
158         MemWrite = 1'b0;
159         IRWrite = 1'b0;
160         RegDst = 1'b0;
161         MemtoReg = 1'b0;
162         RegWrite = 1'b0;
163         ALUSrcA = 1'b1;
164         ALUSrcB = 2'b00;
165         ALUcontrol = 3'b001;
166         Branch = 1'b1;
167         PCWrite = 1'b0;
168         PCSource = 2'b01;
169     end
170     4'd9: //jump
171     begin
172         PCWriteCond = 0;
173         IorD = 1'b0;
174         MemRead = 1'b0;

```



```

175         MemWrite = 1'b0;
176         IRWrite = 1'b0;
177         RegDst = 1'b0;
178         MemtoReg = 1'b0;
179         RegWrite = 1'b0;
180         ALUSrcA = 1'b0;
181         ALUSrcB = 2'b00;
182         ALUcontrol = 3'd6;
183         Branch = 1'b0;
184         PCWrite = 1'b1; // enable
    update PC
185         PCSrc = 2'b10; // select
    ne0tPC = PCJump
186     end
187     4'd10: //addi execute
188     begin
189         PCWriteCond = 0;
190         IorD = 1'b0;
191         MemRead = 1'b0;
192         MemWrite = 1'b0;
193         IRWrite = 1'b0;
194         RegDst = 1'b0;
195         MemtoReg = 1'b0;
196         RegWrite = 1'b0;
197         ALUSrcA = 1'b1;
198         ALUSrcB = 2'b10;
199         ALUcontrol = 3'b000;
200         Branch = 1'b0;
201         PCWrite = 1'b0;
202         PCSrc = 2'b00;
203     end
204     4'd11: //addi regwriteback
205     begin
206         PCWriteCond = 0;
207         IorD = 1'b0;
208         MemRead = 1'b0;
209         MemWrite = 1'b0;

```

```

210             IRWrite = 1'b0;
211             RegDst = 1'b0; //
           RegWdaddr: Rt
212             MemtoReg = 1'b0; //
           RegWdin: ALUResult_DFF
213             RegWrite = 1'b1; // enable
           Reg write
214             ALUSrcA = 1'b0;
215             ALUSrcB = 2'b00;
216             ALUcontrol = 3'd6;
217             Branch = 1'b0;
218             PCWrite = 1'b0;
219             PCSource = 2'b00;
220             end
221             default::;
222         endcase
223     end

```

ALU & regfile

和单周期相仿

top

按照电路图连线

```

1  module top(
2      input clk,
3      input rst
4  );
5  //-----variable-----
6  //
7      reg [31:0] IR, MDR; // mem data register
8      reg [31:0] PC;
9      reg [31:0] A, B, ALUOut;
10     wire [4:0] Rd, Rt, Rs;
11     wire [25:0] JumpIMM;

```

```

11     wire [15:0] IMM16;
12     wire [5:0] Op, Funct;
13     wire [31:0] SignExtended, shleft, Memdata;
14     wire [31:0] ALUresult;
15
16     wire Zero;
17
18     wire IorD;
19     wire MemRead;
20     wire MemWrite;
21     wire IRWrite;
22     wire RegDst;
23     wire MemtoReg;
24     wire RegWrite;
25     wire ALUSrcA;
26     wire [1:0] ALUSrcB;
27     wire [2:0] ALUControl;
28     wire Branch;
29     wire PCWrite;
30     wire PCWriteCond;
31     wire [1:0] PCSource;
32     wire PCwe;
33
34     wire k;
35     assign k = 1;
36     //-----Control-----
37     -//
38     control control1(.clk(clk),
39                     .rst(rst),
40                     .zero(Zero),
41                     .IorD(IorD),
42                     .MemRead(MemRead),
43                     .MemWrite(MemWrite),
44                     .RegWrite(RegWrite),
45                     .IRWrite(IRWrite),
46                     .RegDst(RegDst),

```

```

47         .ALUSrcA(ALUSrcA),
48         .ALUSrcB(ALUSrcB),
49         .ALUcontrol(ALUControl),
50         .Branch(Branch),
51         .PCWrite(PCWrite),
52         .PCWriteCond(PCWriteCond),
53         .PCSource(PCSource),
54         .PCwe(PCwe),
55         .FUNC(Funct),
56         .opcode(Op));
57 //-----ASSIGN-----
58 -//
59     assign JumpIMM = IR[25:0];
60     assign Funct = IR[5:0];
61     assign IMM16 = IR[15:0];
62     assign Rd = IR[15:11];
63     assign Rt = IR[20:16];
64     assign Rs = IR[25:21];
65     assign Op = IR[31:26];
66     assign SignExtended = IMM16[15]?
67     {16'hffff,IMM16}:{16'h0,IMM16};
68     assign shleft = SignExtended<<2;
69 //-----PC-----//
70     wire [31:0] PCin;
71     mux4 PCmux(.a(ALUresult),
72         .b(ALUOut),
73         .c({PC[31:28],{2'b00,JumpIMM}
74         <<2}),
75         .d(0),
76         .sel(PCSource),
77         .y(PCin));
78     always @(posedge clk or posedge rst) begin
79         if(rst) PC = 0;
80         else if(PCwe) PC=PCin;
81     end
82 //-----Memory-----//

```

```


80     MEM1 MEM(.clk(clk), .spo(Memdata),
      .we(MemWrite),.a(Iord?
ALUOut[10:2]:PC[10:2]),.d(B));
81 //-----IR MDR-----//
82     always @(posedge clk)
83         MDR <= Memdata;
84     always @(posedge clk)
85         if(IRWrite) IR <= Memdata;
86 //-----REGFILE-----//
87     wire [31:0] rd1, rd2;
88     always @(posedge clk) A <= rd1;
89     always @(posedge clk) B <= rd2;
90     reg_file REG(.clk(clk),
91                 .rst(rst),
92                 .ra1(Rs),
93                 .ra2(Rt),
94                 .rd1(rd1),
95                 .rd2(rd2),
96                 .we(RegWrite),
97                 .wd(MemtoReg ? MDR : ALUOut),
98                 .wa(RegDst?Rd:Rt));
99 //-----ALU-----//
100     wire [31:0] ALUB;
101     mux4
alub(.a(B),.b(4),.c(SignExtented),.d(shleft),.s
el(ALUSrcB),.y(ALUB));
102     ALU alu(.a(ALUSrcA?A:PC),
103             .b(ALUB),
104             .m(ALUControl),
105             .y(ALUresult),
106             .zf(Zero));
107     always @(posedge clk) ALUOut = ALUresult;
108 endmodule // top

```


DBU

这部分代码和单周期几乎相同, 具体可见附件

仿真结果



结果



结果分析

cpu可以稳定运行, 在多个周期后得到 success 的结果并储存在了 mem 的适当位置

实验总结

1. 不必刻意地抽象, 分割功能到更多子模块, 但是每个模块的代码应该条理清晰(注释完备)
2. 状态机还是应该每个变量都赋值(而不是赋高阻态)

意见建议

多周期还是比较简单, 可以时间缩减到1周

思考题(以accm指令为例)

这部分没有仿真过

- 修改 `IorD` 和 `ALUSrcA` 的位宽到2位, 修改对应的2位mux变成4位mux
<<<<<< Updated upstream
- 4位mux对应的位置连上 `rd1` 和 `memdataread`
- 控制器在 `R-ex` 的状态时增加对 `accm` 的处理

具体可以看我的[accm分支](#)