

Zheng Zhao

3500 Greystone Drive, Apt 104
Austin, Texas, U.S
zhengzhao@utexas.edu
+1-(512)-284-1461

EDUCATION	<p>University of Texas at Austin (UT Austin), Austin, TX, U.S. <i>Sep '15 - May '20 (Expected)</i> <i>Ph.D.</i>, Electrical and Computer Engineering, GPA: 4.0/4.0 Advisor: David Z. Pan</p> <p>Shanghai Jiao Tong University (SJTU), Shanghai, China <i>Sep '12 - May '15</i> <i>M.S.</i>, Electrical and Computer Engineering, GPA: 3.9/4.0</p> <p>Tongji University, Shanghai, China <i>Sep '08 - Jul '12</i> <i>B.S.</i>, Electrical and Computer Engineering, GPA: 4.8/5.0</p>
PROFESSIONAL EXPERIENCE	<p>Cadence Design Systems, Inc., Austin TX. U.S. <i>May '19 - Aug '19</i> <i>Software Intern: C++ buffer insertion engine runtime and result improvement</i><ul style="list-style-type: none">- Improved 40%-60% runtime on commercial benchmarks with speed-up techniques including library caching & pruning, memory pool, data structure and program flow refactoring- Developed Python quality-of-result (QoR) analyzer for algorithmic guidance</p> <p>Nvidia Corporation, Austin TX. U.S. <i>May '16 - Aug '16</i> <i>Research Intern: highlevel synthesis (HLS) for design space exploration</i><ul style="list-style-type: none">- Studied C++ writing style for highlevel synthesis QoR- Implemented ALU units using C++ template metaprogramming- Tested and debugged commercial HLS software, verified on ALU and commercial benchmarks</p>
RESEARCH EXPERIENCE	<p>Logic Synthesis for Emerging Technologies, UT Austin & SJTU <i>Sep '15 - Present</i><ul style="list-style-type: none">- Developed C++ optical logic synthesizer and achieved $27\times$ power efficiency by binary decision diagram transformation and polynomial programming approximation based on Gurobi Solver [Zhao+, ASPDAC '18]- Improved utility by 30% by hypergraph partitioning based on hMETIS hypergraph package and min-cost max-flow modeling based on LEMON graph library [Zhao+, DATE '19]- Developed C logic synthesizer for SET array and stochastic computing [Zhao+, ICCAD '15; DATE '16]</p> <p>Hardware-software Co-design of Optical Neural Network, UT Austin <i>Sep '18 - Present</i><ul style="list-style-type: none">- Designed and implemented slimmed optical neuromorphic computing architecture based on TensorFlow- Reduced 40% utility and enhanced robustness [Zhao+, ASPDAC '19; Arm Invited Talk '19]</p> <p>Complete list of 20+ publications can be found in my Google Scholar profile.</p>
COMPUTER SKILLS	<p>Languages: C/C++, Python (TensorFlow, PyTorch), Bash, Verilog, \LaTeX</p> <p>Tools: Boost C++ Libraries; LEMON graph library; Hypergraph partitioning package (hMETIS); Gurobi Solver; Eigen C++ library</p>
COURSES	<p>Taken: Algorithm Analysis and Theory, Advanced Algorithms, Engineering Programming Language Methods of Applied Mathematics, Engineering Optimization, Database, Microprocessor Principle</p> <p>TA-ed: Introduction to Computing Systems (Prof. Yale Patt), Programming and Data Structures, Introduction to Embedded Systems</p>
SELECTED AWARDS	<p>Cadence Women in Technology Scholarship, Cadence Design Systems, Inc. <i>2019</i></p> <p>UT Austin Graduate Student Fellowship, University of Texas at Austin <i>2015-2019</i></p> <p>Best Paper Award, Hardware Oriented Security and Trust (HOST) <i>2017</i></p> <p>Richard Newton Young Student Fellow Award, Design Automation Conference (DAC) <i>2016</i></p> <p>National Scholarship, Ministry of Education, P. R. China <i>2009-2011</i></p>