

System-On-Chip Technologies

Contents

1	General	2								
2	SoC Paradigm									
	2.1 Moore's Law	. 2								
	2.2 Challenges	. 2								
	2.3 Chip Platforms	. 2								
	2.4 CMOS	. 2								
	2.5 MOSFET									
	2.6 Inverter									
3	SoC Components 3									
	3.1 Sequential Logic	. 3								
	3.2 Karnaugh-Maps	. 4								
	3.3 Finite State Machines	. 4								
	3.4 Adder	. 4								
	3.5 Multiplier (Addition of partial products)	. 5								
	3.6 Shifter	. 5								
	3.7 Multiplexer	. 5								
4	Processor Structure 5									
	4.1 Processor Classification	. 5								
	4.2 Software Levels	. 5								
	4.3 Multi Cycle Core									
	4.4 Hazards (problems due to pipelining)	. 6								
	4.5 Processor Performance	. 6								
5	Memory									
	5.1 CMOS Memory	. 7								
	5.2 Cache									
	5.3 Branch Prediction	. 7								
	5.4 Main Memory									
	5.5 Memory Block									
	5.6 Memory cell types									
6	Interconnect									
-	6.1 Interconnection	. 9								
	6.2 AMBA AHB	. 9								
	6.3 FIFOs									
	6.4 Network-on-Chips (NoC)									
7	Low Power Design									
	7.1 Motivation – Why?	. 9								
	7.2 Techniques and Hierarchy	. 9								

1. General

10 [±]	21	18	15	12	9	6	3	2	1
+	Z	E	P	T	G	M	k	h	da
	zetta	exa	peta	tera	giga	mega	kilo	hecto	deca
_	Z	a	f	p	n	μ	m	C	d
	zepto	atto	femto	pico	nano	micro	milli	centi	deci

2. SoC Paradigm


2.1. Moore's Law

Chip capacity (transistors, performance) doubles every 18-24 month

2.2. Challenges

Optimization: Time-To-Market, Price, Performance, Power Cons. Productivity: reuse components, shorter development cycles, higher chances for (first time) fault-free design


2.3. Chip Platforms Computation Density (CD) vs Functional Diversity (FD)



Instructions per cycle IPC, structure size λ , area AFrequency f, Wordsize w (e.g 32 Bit)

2.4. CMOS

Complementary Metal (Poly-Si) Oxide (SiO2) Semiconductor Why? Low power dissipation, Noise immunity, Clean logic levels, One supply voltage, Cascadable, Easy to design, Fabrication well understood



2.5. MOSFET

channel width

electron mobility

dielectric constant

oxide capacity

specific oxide capacity

rel. permittivity of gate oxide

channel length $L_{\mathsf{n}/\mathsf{p}}$ gate oxide thickness t_{ox} $\mu_n \approx 250 \times 10^{-4} \frac{\text{m}^2}{\text{V}_o}$

 $W_{\mathsf{n}/\mathsf{p}}$

 $\epsilon_{\text{ox}} \approx 3, 9$

 $C'_{ox} = \frac{\varepsilon_{ox}\varepsilon_0}{t}$

 $C_{ox} = C'_{ox} \cdot WL$

 $\mu_p \approx 200 \times 10^{-4} \frac{\text{m}^2}{\text{V}}$

 $\epsilon_0 = 8.8541878 \times 10^{-12} \frac{\text{A s}}{\text{V m}}$

 $P_{\mathsf{dyn}} = P_{\mathsf{cap}} + P_{\mathsf{short}}$ Dynamic Power Consumption Capacity Power $P_{cap} = \alpha_{01} f C_L V_{DD}^2$ Short Circuit Power: $P_{\mathsf{short}} = \alpha_{01} f \beta_n \tau (V_{\mathsf{DD}} - 2V_{\mathsf{th}})^3$

 $K_n = \mu_n C'_{ox} \frac{W_n}{L_n}$ gain (also β) $K_{\mathsf{p}} = (-1)\mu_{\mathsf{p}} C'_{\mathsf{ox}} \frac{W_{\mathsf{p}}}{L_{\mathsf{p}}}$ $t_{
m pHL} \propto \frac{C_L t_{
m ox} L_{
m p}}{W_{
m p} \mu_{
m p} arepsilon_{
m ox} (V_{
m DD} - V_{
m p})}$ propagation delay $-|V_{\mathsf{th}}|)$ 2.6. Inverter


3. SoC Components 3.1. Sequential Logic C 1 50% D



be visible at output t_{c2q} after clock edge


setup before clock edge

 $t_{\text{slack}} = t_{\text{available}} - t_{\text{required}}$




Slack

 t_{Setup} hold after clock edge t_{hold} t_{c2q} output valid after t_{c2a} Max. clock period $t_{\text{clk}} \ge t_{1,c2q} + t_{\text{logic,max}} + t_{2,\text{setup}}$ $f_{\text{max}} = \left\lfloor \frac{1}{t_{\text{clk}}} \right\rfloor$ (Nicht aufrunden) Max. clockfrequency hold time condition $t_{\mathsf{hold}} \leq t_{\mathsf{c2q}} + t_{\mathsf{logic},\mathsf{min}} o \mathsf{Dummy} \; \mathsf{Gate}$ $\frac{1 \text{Sample}}{1 \text{Sample}} = f$ Durchsatz $\frac{1}{t_{\text{clk,pipe}}}$ $t_{clk} \cdot \# Pipelinestages (\# FFs - 1)$ Latenz



Moore Automat


3.2. Karnaugh-Maps



Avoid combinatorial logic through paths! Stick to one FSM design style across SoC! 3.4. Adder

 $P = A \oplus B$

 C_{in}



3.4.2 Carry-Bypass Fast carry propagation (useful if N > 4)

G = A & B

 $t_{\mathrm{CBA}} = t_{\mathrm{setup}} + Bt_{\mathrm{carry}} + (\frac{N}{B} - 1)t_{\mathrm{skip}} + (B - 1)t_{\mathrm{carry}} + t_{\mathrm{sum}}$ witch group size in bits B. t_{CBA} still $\mathcal{O}(N)$, but with more graduate slope 3.4.3 Carry-Select Precompute C_{out} for $C_{\text{in}}=0$ and $C_{\text{in}}=1$ for all blocks in parallel. Then select the correct one. $t_{\rm CSA}=t_{\rm setup}+Bt_{\rm carry}+\frac{N}{B}t_{\rm mux}+t_{\rm sum}$

 $t_{\mathsf{SCS}} = t_{\mathsf{setup}} + Mt_{\mathsf{carry}} + \sqrt{2N}t_{\mathsf{mux}} + t_{\mathsf{sum}}$


Square Root Carry-Select Adder:

3.5. Multiplier (Addition of partial products)

 $x_i y_j \cdot 2^{i+j}$ Result requires N+M bit

3.5.1 Repeated Addition

3.5.2 Sequential: Right Shift and Add



3.5.3 Array Multiplier

All partial products generated in parallel and organized in adder array with respective offset $t_{\text{mul}} = [(M-1)(N-2)]t_{\text{carry}} + (N-1)t_{\text{sum}} + t_{\text{and}}$

3.6. Shifter

Single-bit left/ right shift operations through individual pass transistors Barrel Shifter: Words pass through maximum one transmission gate

3.7. Multiplexer

 $\mathsf{Mux} \colon Z = \overline{S}A_1 + SA_1 \qquad \qquad \mathsf{DeMux} \colon Z_1 = \overline{S}A, \quad Z_2 = SA$

Application

4. Processor Structure

4.1. Processor Classification Type RISC

Instruction-level parallelism (ILP) Applicationspecific area


Instruction complexity

Embedded control Load/store instructions MIPS, ARM, PowerPC for memory access CISC Personal Computer/ Complex, variable Intel x86-based Servers length instructions Superscalar Personal Computer/ Instruction parallelism Intel, ARM, Embedded on run-time PowerPC VI IW Image Processing Instruction parallelism Parallel video pixel processing on compile-time ASIP Embedded Application-specific Tensilica uctions DSP Signal Processing HW multiply for digital filters

Characteristic

Remark

4.2. Software Levels




4.3. Multi Cycle Core 1. Instruction Fetch (IF): increase PC

- 2. Instruction Decode (ID): read OP and register
- 3. Execution (EX): ALU executes command
- 4. Memory Stage (M): read/write to memory 5. Write Back (WB): load from memory to register?

4.4. Hazards (problems due to pipelining)

if only one memory port is available

Structural Hazard: same resource is needed multiple times in the same cycle



Data Hazard: data dependencies (read-after write, write-after-write, write-after-read). Solution: Forwarding, Stalling, Scheduling

add r3,r2,r1 IF ID EX WP WB sub r7,r3,r1 IF ID ΕX and r6,r3,r2 WB

IF

Stalling is required

add r3.r2.r1

sub r7,r3,r1

IF ID

stall and r6.r3.r2

With register forwarding: Only 1 stall below EX. Control Hazard: next executed instruction is not the next specified in-

ID ΕX М WB

IF

WB

Main

struction due to jump, branch, exception. Solution: Branch prediciton r2, 24(r30) r3, r2, 15 bne r3, r0, 400280 IF 0x400258: r3, r0, 400280 0x400260: slti ID EX М WB addiu r2, r0, 6 sw r2, 20(r3 0×400270 ID EX l wa l 0x400278: r2, 20(r30) stall IF ID М WB 0×400280 addiu r2. r0. 1

4.5. Processor Performance

ClockCycles Instructions Seconds CPUTime = Program Instruction ClockCycle CPI Estimate 1 $\overline{f}_{\mathsf{CPU}}$

5. Memory CPU

0x400288: j



L2

L1


Туре	Used	Speed	Density
Register	CPU Registers $32 \cdot 64 \mathrm{bit}$	< ns	
On-Chip SRAM	Cache 32 kByte	ns	
DDR3 SDRAM	$\begin{array}{l} {\sf Main\ Memory} \\ \approx {\rm GByte} \end{array}$	$2\cdot 800~\mathrm{MHz}$	
HDD	$\begin{array}{l} Mass \; Storage \\ > \mathrm{TB} \end{array}$	$150 \frac{\mathrm{MB}}{\mathrm{s}}$	
ROM	Sys. Config few kByte	$\approx kB/s$	

5.1. CMOS Memory

Register: 2 Inverters (Q, \overline{Q}) Latch: 4 NANDS (e,D,Q,\overline{Q}) Flip-Flop: (Q,\overline{Q}, clk)

5.2. Cache

Caches store only small share of main memory. The Cache maps RAM-Addresses to Cache-Entries. One Cache-Entry can contain several Data Bytes. The Tag verifies the mapping, the Valid-Flag verifies the actuality of the cached data.




 $\begin{tabular}{ll} \# Cache Entries &= 2^{Index Orits} \\ \# Cache Data Bytes &= 2^{Offsetbits} \\ Cache Sizeln Byte &= \# Cache Entries \cdot \# Cache Data Bytes \\ \end{tabular}$

5.2.1 Direct Mapped Cache

Example: 16 KB direct mapped 4 words à 32 bit per cache line

4 words à 32 bit per cache line10 bit index (1k cache lines)18 bit tag



block

word

offset

hit
Replace Strategy: Replace old with new.

≯[=

5.2.2 Set-Associative-Cache

valid l


Blocks with equal Index can be stored in n cache entries. Tag needed to distinguish. Replace Strategy: Replace if all sets are full. Random, FIFO or LRU (least recently used)


 $\frac{\# Z_{ugriffe}}{Z_{eit}} = Hit\text{-Rate} \cdot Hit\text{-Time} + Miss\text{-Rate} \cdot Miss\text{-Time}$


5.2.3 Fully Associative Cache


A memory block can be stored in any cache entry.

5.3. Branch Prediction











5.4. Main Memory



 BL_1 BL_2 BL_3



p

 n^{\dagger}


Access Latency: $t_{\text{Lat}} = t_{\text{CAS}} + t_{\text{RCD}}$ Min. row cycle: $t_{\text{RC}} = t_{\text{RP}} + t_{\text{RAS}}$ Access Times:

DRAM: Single: $(cLatency + 1c(amp)) \cdot \#reads$ Burst: cLatency + (#reads-1) + 1c(amp)SRAM Single: $cLatency \cdot \#reads$ Burst: cLatency + (#reads-1)

Interconnect

6.1. Interconnection

6.1.1 Processor Local Bus (PLB) Bus-Transaction: Request \rightarrow Addr. Trans. \rightarrow Data Trans. \rightarrow Data Ack Burst Transfer: Reduction of Req./Addr. signaling overhead for read/ write transactions to consecutive addresses. Burst transfers with implicit address increment



Bus Standard: AMBA (ARM), CoreConnect (IBM), OCP (Sonics), VSIA

6.2. AMBA AHB

Advanced Microcontroller Bus Architecture Advanced eXtensible Interface

6.3. FIFOs

Are use for decoupling clock domains or word widths. Pointer: Read (RP) and Write (WP)

Control Flags: Almost Full (AF) and almost empty (AE)

6.4. Network-on-Chips (NoC)

Benefits: Scalability, Synchronization, short point-to-point links

7. Low Power Design

7.1. Motivation – Why?

Drawbacks: Latency, Area

- · Reliability: Plus 10C oubles failure rate
- High currents destroy on-chip wires Cooling: higher costs and power consumption
- Leakage current: $I_{\mathsf{leak}} \propto \exp(V_{\mathsf{GS}} V_{\mathsf{th}})$
- Gate Delay: $t_{
 m d} \propto \frac{C_{
 m DD}}{V_{
 m DD}}$

7.2. Techniques and Hierarchy

Trade in Power with Performance, Area, Cost

Frequency Scaling and Voltage Scaling (DFS, DVS)

Algorithmic Optimization: $x^2 + ax = x(x + a)$

Power Gating: Switch components off if not needed.

Clock Gating: toggle registers only when outputs can change

Threshold Control: bias threshold voltage V_{th}