Contents

NoteBook

- □□□□□□□□
- □□□□□□□□
- □□□□□□□□□□
- □□□□

by Zhenqiu

[illegible]

[illegible]

[illegible]

[toc]

[illegible]

[illegible] [illegible] [illegible] [illegible]

image-20240711133545527

[illegible] [illegible] [illegible]
[illegible]

[illegible]

- [illegible]A [illegible] B [illegible]
- [illegible]
- [illegible] [illegible]

[illegible]

[illegible]

image-20240711134934686

[illegible]

[illegible]

[illegible]

[illegible] [illegible]
[illegible]

[illegible]

image-20240711140707047

4G [illegible]4K [illegible] 2^20 [illegible] 4B[illegible] 4M [illegible]

[illegible] 4M [illegible] table[illegible] table [illegible]

32 … 4 GB … 512 MB

image-20240711141407243

14.5 … VA[31:20] … 12 … 4096 … VA[19:12] … 8 … 256 … **16 KB** … 4096 … 4 … 16 KB …

PFN …

entry … 5 … KB

ARM64 … 3 … 4

X86 … 5

ARM64

ARM64 … MMU … TLB … Table Walk Unit … TWU

image-20240711143546582

SMP … Symmetric Multi-Processor … MMU … TLB

image-20240711144032889

AArch64 … MMU

… VA … PA

… 1 … Intermediate Physical Address … IPA … 2 … IPA … PA

ARMv8 … 4 KB … 16 KB … 64 KB … 3

AArch64 … 48 … VA … 256 TB

- … 0x0000000000000000 … 0x0000FFFFFFFFFFFF

… 0 … **TTBR0 _ELx**

- … 0xFFFF000000000000 … 0xFFFFFFFFFFFFFFFF … 1 … **TTBR1 _ELx**

image-20240711145449359

48 4K

image-20240711145404168

x86 _64 AArch64 14.16 3 CPU MMU TTBR0 CPU MMU TTBR1

image-20240711145908203

AArch64 L0L3 L0L2 14.17

image-20240711150047513

L3 Entry

image-20240711150252333

ù Translation Control Register TCR ù System Control Register SCTLR ù Translation Table Base Register TTBR

VA = PA

image-20240711150627716

SMMU

[toc]

SMMU

(SMMU, System Memory Management Unit) SMMU

1. - SMMU

- **I/O** SMMU I/O

1. - SMMU

- SMMU

1. - SMMU I/O

2. - SMMU

- SMMU

MMU-700

ARM SMMU IO IOMMU MMU-700 IP

SMMU Spec MMU-700 TRM

MMU SMMU

image-20240704172717749

SMMU

image-20240704172835264

1 SMMU DMA device device1 VA smmu VA PA

2 SMMU PCIe Root Complex (which itself hosts a network of endpoints) PCIE ATS

image-20240704172210004

1SMMU A complex device

2SMMU B device I/O DMA

3SMMU C

a. central translation table walker

b. device PCIe

image-20240704173417659

MMU-700

image-20240704174121552

image-20240704174321677

The MMU-700 contains the following key components: **Translation Buffer Unit (TBU)** The TBU contains Translation Lookaside Buffers (TLBs) that cache translation tables. The MMU-700 implements a TBU that can be connected to single master or multiple masters. It is also possible to connect multiple TBUs to a single master to improve performance. These TBUs are local to the corresponding master and can be one of the following:

- ACE-Lite TBU
- LTI TBU

Translation Control Unit (TCU) The TCU controls and manages the address translations. The MMU-700 implements a single TCU. In MMU-700-based systems, the AMBA® DTI protocol defines the standard for communicating with the TCU. See the AMBA® DTI Protocol Specification.

DTI interconnect The DTI interconnect connects multiple TBUs to the TCU

TBU **TBU ACE PA transaction c2000 TBU LTI transaction PA pcie controller**

image-20240704184219326

image-20240704183355432

image-20240704183407823

TLB

The TBU contains Translation Lookaside Buffers (TLBs) that cache translation tables.

TBU cache micro TLB mainTLB

PA = F(streamID, substreamID, Address)

step1.master pcie controller VA transaction

step2.SMMU VA SMMU _CRO.SMMUEN SMMU, bypass, VA PA DMA ,StreamlD STE;

□□ STE.Config □□□□□□□ Stage1 □□,□□□□□□□ VA □□□□ IPA □□□ Stage2 □□□□,□□□□ STE.S1ContextPtr □□ SubStreamID □□□□ CD,□□□□□ Stage 1 translation table □□ ASID,□□ Stage 1 translation table walk,□ VA □ □□ IPA □□□ Stage 2 □□□;

□□ STE.Config □□□□□□□ Stage2 □□,□□□□□□□ IPA □□□□ PA □□ SMMU □□□,□□□□□ STE.S2TTB □□ Stage 2 translation table □□ VMID,□□ Stage 2 translation table walk,□ IPA □□□ PA □□□ SMMU □□□,□ □□□□

Note:□□□ Stage 1/2 translation table walk □,□□□□ SMMU □ TLB □□□□□□□□□□□□□□□□□□□□,□□ □□□□□□□□□□□,□ □□ translation table walk□□□□□□□ translation table walk □□□□□□□□□□□□□ TLB □□□□□□□□□□□

□□□□□□□□ untranslated transaction, PCIe □ ATS translation request/PRI □□□□□□□□

□□□□ PA

- TBU □ TLB □□□□□□□□□□□□ PA
- TBU □ TLB □□□□□□□□□□TBU □□□□ TCU □□□□ transaction table walk□□ memory □□ translation table □□ □ VA □ PA □□□

step3.SMMU □□ PA □□ transaction

image-20240704185719424

□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□□ SMMU enable □□□□□□□□□□□□□□□□ SMMU □□□□□□□□□□□□

| □□ | □□ | | ——– | ———————————————— | | StreamID | □□□□□□□□□□□ SMMU □□□□□□ SMMU □ □□□□□□□□□□□ Endpoint□ □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□SMMU □ StreamID □□□□□□□(SubstreamID □□□ □ PCIe PASID □□□□□) | |STE|Stream Table Entry, STE □□□□□□□□□ stage2 □□□□□□□□□□□□□□□□□□□□□□□ CD □Context Descriptor□□□□□.| |CD|Context Descriptor, □□□□□□□□□□□□□□□□□□□ stage1 □□□□□□□□□□□□□|

□□□□□□□□□□□□STE □ CD□

STE□stream table entry□□□□ stage1 □□□□□□□CD □□□□**CD** □□□ **stage1** □□□□□□□□□□□□□□□□stage2 □□□□□□□□□□ □□□□□□□□□□□ stage2 □□□

□□□□□

image-20240705110509333

image-20240705110521407

STE □□□ 64B□SMMU □□□□□□□□□ STRTAB _BASE □□□□ STE□ STRTAB _BASE □□□ STE □□□□□□ Stream id □ □□ STE □□□□□□□□ linear □□□ □□ STRTAB _BASE + sid * 64□□□ STE □□□□ 64B□□□ STE□ □□□ 2-level □□□ □ □□□ sid □□□□□ L1 _STD□STRTAB _BASE + sid[9:8] * 8, □□ L1 _STD □□□□ 8B□, L1 _STD □□□□□□□□□□□□□□□ □□□□ sid □□□□□ STE□l2ptr + sid[7:0] * 64□.

□□□□□ STE □□□□□□□□□□□□□□□□□□□□□ □□□□□□□□□□ stream bypass, □□□□□ stage1, stage2 □□ stage1 + stage2 □ □□□□□□

image-20240705110739974

CD

image-20240705131054747

image-20240705131413291

□□□□□□ SubStreamID □□□□ CD □□SubStreamID □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□ SubStreamID□

SMMU command queue □ event queue

□□□□□□ Command Queue □ Event Queue □□ SMMU □□□□□ 2 □ Queue □□□□□□□ Command queue □□□□□ SMMU □□□□□□□□□□□□ command queue, SMMU □ command queue □ □□□□□□□ Event Queue □□ SMMU □ □□□□□□□□□□□□□□□SMMU □□□□□□□□□ Event queue □□□□□□□□ Event queue □□□□□□□□□□□□□□□□□□□

streamID □ substreamID

StreamID

StreamID is generated from the PCI RequesterID so that **StreamID[15:0] ==RequesterID[15:0]**

SubstreamID

The SubstreamID is equivalent to a **PCIe PASID**. Because the concept can be applied to non-PCIe systems, it has been given a more generic name in the SMMU. The maximum size of SubstreamID, 20 bits, matches the maximum size of a PCIe PASID.

c2k □□ StreamID N □ 24□□□□ StreamID[23:0]

StreamID[15:0]□□ pcie □ RequesterID[15:0].

StreamID[23:16]□□ Root Complex□□□ c2000 □□□ root complex □□□ id □□□□□□□□□□□□□□ □□:

SubstreamID □□ pcie □ PASID

SVA

[toc]

SVA

SVA (Shared Virtual Addressing) SVA SVM (Shared Virtual Memory) SVA Secure Virtual Machine

image-20240705132416014

SVA

- CPU GPU/NPU/SmartNIC/FPGA/ASIC/Accelerator
- device cpu
- DMA cpu pin DMA page

SVA

1. PASID
2. IO page fault PCIe PRI
3. **MMU** **IOMMU**

C2K PPC MMU ARM SMMU

ARM SMMU

PPC MMU

SVA MMU SMMU page table SMMU 64bit EA MMU 64bit EA SLB 78bit VA

SVA Intel ARM

image-20240705132753779

device BDF streamID BDF CPU process PASID DMA process

PASID

PASID

PASID PCIe spec PASID TLP prefix 20 bit PASID value **process** Requeseter ID (BDF) Requester ID PASID Requester ID

□□□□□□□□

□□□□□□□□□□□□ PASID□□□□□□□□□□□□□□□□ PASID prefix □□ EP □□□□ PASID □ ATS□PRI □□□□□□□□□□□□□□ PASID TLP prefix □□□□□

image-20240705133326367

Intel IOMMU□VT-d□□□

image-20240705133458991

Nvidia UVA

image-20240705133550787

NoC □□□□

CHI □□

[toc]

CHI □□□□

□□□□□□□□□ SoC □□□□□□□□

□□□□□□□□□

image-20240715093501311

Component

RN□□□□□

HN□□□ cache □□□□□□ CMN700 □□HNF □□ SLC□Combined PoS/PoC(ordering)□Snoop Filter

SN□□□□□□ HN □□□

image-20240715094002408

□□□□

□□□□□□□□□ PCIe □□□□□□□

image-20240715093341219

Protocol □□□□□□□□□ transaction □□□□□□□□□□

Network □□□□ transaction □□□□□□ packet□□□□□□□ SAM □□□□□□□□ flit □□

Link □□□□□□□□□□ Flit □□□□□□4 □ 6 □ channel□

Protocol □

CHI □□□ tansaction □□□□□□□□□□□ read□write□snoop□atomic□snoop □□

| Type | Transaction Type | Description | | —— | ————————- | ——————————————————— | | Read | **ReadNoSnoop** | □□□□□□□□□□□□□□□□□□ | | Read | **ReadOnce** | □□□□□□□□□□□□□□□□□□□□□□□□□□ | | Read | **ReadShared** | □□□□□□□□□□□□□□□□□□□□□□□□□□ | | Read | **ReadClean** | □□□□□□□□□□□□□□□□□□□□□□□□□□ □□□□□□□□ | | Read | **ReadNotSharedDirty** | □□□□□□□□□□□□□□□□□□□□□□□□□□ | | Read | **ReadUnique** | □□ □□□□□□□□□□□□□□□□□□□□□□□□ | | Snoop | **CleanUnique** | □□□□□□□□□□□□□□□□□□□□□□□□□□ | | Snoop | **CleanShared** | □□□□□□□□□□□□□□□□□□□□□□□□□□ | | Snoop | **MakeUnique** | □□□□□□□□□□□□□□□□□ | | Snoop | **Evict** | □□□□□□□□□□□□□□□□□□ | | Snoop | **StashOnce** | □□□□□□□□□□□□□□□□ | | Snoop | **StashUnique** | □□□□□□□□□□□□□□□□□□□□□□□□□□ | | Snoop | **DVM Operations** | □□□□□□□□□□□□ DVM □□ □□ TLB □□□□□□□□□□ | | Write | **WriteNoSnoop** | □□□□□□□□□□□□□□□□□□ | | Write | **WriteUnique** | □□□□□□□□

[illegible] | | Write | **WriteLineUnique** | [illegible] | | Write | **WriteBack** | [illegible] | | Write | **WriteClean** | [illegible] | | Write | **WriteEvictFull** | [illegible] | | Atomic | **Atomic Operations** | [illegible]-[illegible]-[illegible] |

[illegible] transaction flow

image-20240715100839260

1. RN-F sends a Read request to HN-F.
2. HN-F sends a Read request to SN-F

The ID field values in the Read request are based on where the data response is to be sent. Data can be sent to the Requester or to the HN-F.

1. SN-F sends a data response directly to RN-F.
2. RN-F sends CompAck to HN-F as the request is ReadShared and requires CompAck to complete the transaction.

Network [illegible]

[illegible] tansaction [illegible] SAM [illegible] packet[illegible] srcid[illegible]tgtid [illegible]

SAM [illegible] RNSAM, HNSAM

[illegible] power of 2 hashing[illegible] hieracical hashing [illegible]

Link [illegible]

4 [illegible] 6 [illegible] channel[illegible]

TX: RSP DATA REQ

RX: RSP DATA SNP

image-20240715094934665

[illegible]

[illegible] cache[illegible] cache [illegible]

[illegible]

Cache line states

image-20240715102852878

MESI

image-20240715101909675

MOESI

MESI M CPU MOESI Owned O M M O MOESI O S E M I MESI MESI S MOESI O O O S CPU O CPU O

image-20240715101930420

| | address | data | | ——- | ——- | —- | | DDR | 0x100 | 0xa | | Cache 1 | 0x100 | 0xa | | Cache 2 | 0x100 | 0xa |

core 2 cache

| | address | data | | ——- | ——- | ——— | | DDR | 0x100 | 0xa | | Cache 1 | 0x100 | 0xa | | Cache 2 | 0x100 | **0xa –> 0xb** |

HN directory snoop cache ddr

image-20240715104218584

CHI -

snooping directory-based AMBA CHI Coherent Hub Interface directory-based

- /

- CHI

- [illegible]
- [illegible]

[illegible]

[illegible]

[illegible]

- [illegible]/[illegible]
- [illegible]

[illegible]

- [illegible]
- [illegible]

[illegible]

- [illegible]
- [illegible]

[illegible]

- DVM

NoC

[toc]

[illegible] CPU [illegible]On-Chip Interconnect[illegible]

[illegible]

[illegible]

1. [illegible]Shared Bus[illegible] a.[illegible] b.[illegible] c.[illegible]
2. [illegible]Crossbar Switch[illegible] a.[illegible] b.[illegible] c.[illegible]
3. [illegible]Ring Interconnect[illegible] a.[illegible] b.[illegible] c.[illegible]
4. [illegible]Mesh[illegible]Torus[illegible]Mesh and Torus Interconnects[illegible] a.[illegible] b.[illegible] c.[illegible]
5. [illegible]Network-on-Chip, NoC[illegible] a.[illegible] b.[illegible] c.[illegible]

image-20240724100350615

[illegible] 1. [illegible]

[illegible]Intel Broadwell [illegible] ring [illegible] core[illegible] core [illegible] FIFO [illegible]

image-20240724100555990

[illegible]Intel [illegible] Skylake [illegible] Mesh [illegible]

image-20240724100623758

[illegible]

1. [illegible]——[illegible]
2. [Efficient Barrier Implementation on the POWER8 Processor]
3. [illegible]

CMN700

[toc]

CMN-700 □ HNF/HNI/HNP □□

□□ HN□Home Node□□□□□□□□□□□□□□□□□□□□□□ HN □□□□□□□□□□□ SAM □□□□□□□□□□□□□□□□□□□□□□□□ □□□□□□ HNF □□□HN □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

HNF

□□□ DRAM □□□□□□ HNF □□□□

HNF□

1. **System Level Cache** □ The System Level Cache (SLC) is a last-level cache. The SLC allocation policy is exclusive for data lines, except where sharing patterns are detected and pseudo-inclusive for code lines, as indicated by the RN-Fs. All code lines can be allocated into the SLC on the initial request. When MTE is enabled, SLC stores data and tags.
2. **Combined PoS/PoC** □ The combined Point-of-Serialization/Point-of-Coherency (PoS/PoC) is responsible for the ordering of all memory requests sent to the HN-F. Ordering includes serialization of multiple outstanding requests and actions to the same line, and request ordering as required by the RN-F.
3. **Snoop Filter** □ The Snoop Filter (SF) tracks cachelines that are present in the RN-Fs. It reduces snoop traffic in the system by favoring directed snoops over snoop broadcasts when possible. This approach substantially reduces the snoop response traffic that might otherwise be required.

□□□□□□□□□□□□□ snoop □□ □□□□□□□□□□□□□□ Snoop Filter□

Ans□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□HN □□□□□□□□□□□□□□□□□□□ invalid □□□

HNI

The I/O coherent Home Node (HN-I) is a Home Node for all CHI transactions targeting AMBA subordinate devices

The HN-I acts as a proxy for all the RNs of CMN-700, converting CHI transactions to ACE5-Lite transactions. The HN-I includes support for the correct ordering of Arm device types.

The HN-I does not support caching of any data read from or written to the downstream ACE5-Lite I/O subordinate subsystem. Any cacheable request that is sent to the HN-I does not result in any snoops being sent to RN-Fs in the system. Instead, the request is converted to the appropriate ACE5-Lite read or write command and sent to the downstream ACE5-Lite subsystem.

If an RN-F caches data that is read from or written to the downstream ACE5-Lite I/O subordinate subsystem, coherency is not maintained. Any subsequent access to that data reads from or writes to the ACE5-Lite I/O subordinate subsystem directly, ignoring the cached data

There are HN-I types with extra functionality. These types include:

- HN-T HN-I that has a debug trace controller and DVM Node. CMN-700 can have zero or more HN-I and HN-T instances.
- HN-D HN-I that has a debug trace controller, DVM Node, and configuration subordinate. CMN-700 must have exactly one HN-D instance.
- HN-P HN-I that is optimized for peer-to-peer PCIe traffic.
- HN-V A device that includes an HN-I and DVM Node (DN).

HNP

The I/O coherent Home Node with PCIe optimization (HN-P) is a device that includes the HN-I functionality and dedicated trackers for PCIe peer-to-peer traffic. HN-P can only be used to connect to PCIe subordinates.

| □□□□ | HNF | HNI | HNP | | ——— | ——————— | ——————— | | □□ | System Level Cache Combined PoS/PoC Snoop Filter | □□□□□□□□□□□□□□ CHI □□□ ACE5-Lite | □□ HNI □□□□□ PCIe P2P □□□□ | | □□□□□ | Yes | □□□□□□□□□□□□□□□□□□ | □□□□□□□□□□□□□ PCIe □□□□ | | □□□□ | □□□□□□□□□ | □□□□□□□ ACE5-Lite □□ | □□□□□ PCIe □□□□□□□ | | □□□□ | NA | □□□ AMBA □□□□ | □□□ PCIe □□□□ | | □□□ | □□□□□□□□□□□□□ | □□□□□□□□□□□□□ | □□□□□□□ PCIe □□□□ |

NI-700

[toc]

ARM ARMv8 EL3 EL2 EL1

ARMv7 **0x00000000** **4** ARMv8 128 32 ARMv8 64 32 64

ARMv8 Vector Base Address Register VBAR

ARM M7 Arm v7 32

image-20240710140146524

```
Address      Exception Type
0x00000000   Reset
0x00000004   Undefined Instruction
0x00000008   Software Interrupt (SWI)
0x0000000C   Prefetch Abort
0x00000010   Data Abort
0x00000014   Reserved
0x00000018   IRQ
0x0000001C   FIQ
```

I/O

1.
2. IRQ
3.
4. NVIC GIC
5.

[illegible]

- [illegible]
- [illegible]
- [illegible]

[illegible]Exception[illegible]

[illegible]

[illegible]

1. [illegible]
2. [illegible]
3. [illegible]
4. [illegible]
5. [illegible]

[illegible]

- [illegible]
- [illegible]
- [illegible]

| [illegible] | [illegible]Interrupt[illegible] | [illegible]Exception[illegible] | | ——– | ———————— | ——————————————- | | [illegible] | [illegible] | [illegible] | | [illegible] | [illegible] | [illegible] | | [illegible] | [illegible] | [illegible] | | [illegible] | [illegible] | [illegible] | | [illegible] | [illegible] | [illegible] | | [illegible] | [illegible] | [illegible] |

[illegible]

[illegible] ARM [illegible]

ARM64 [illegible]——nIRQ [illegible] nFIQ [illegible]

[illegible] [illegible] ARM64 [illegible] ARM [illegible] IRQ[illegible]Interrupt Request[illegible] FIQ[illegible]Fast Interrupt Request[illegible]

PSTATE [illegible] CPU [illegible] ù I[illegible] IRQ[illegible] ù F[illegible] FIQ[illegible]

image-20240710144034412

image-20240710143838604

[illegible] NVIC [illegible] GIC

image-20240710143621431

NVIC（Nested Vectored Interrupt Controller）

NVIC Cortex-M NVIC

1. -
-
1. - NVIC Cortex-M
-
1. - NVIC
2. - VTOR
- 240 Cortex-M

GIC（Generic Interrupt Controller）

GIC Cortex-A GIC

1. - GIC
- Distributor CPU CPU Interface
1. -
-
1. - 1020
- GICv3 GICv4
1. - GIC SoC
-

NVIC - **Cortex-M**

-
-
- **GIC** - **Cortex-A**
-
-

ARM GIC

[toc]

GIC

ARM ARM7 ARM9 64 32 Interrupt Enable Register IER Interrupt Status Register ISR SoC

- CPU PCIe

core core PCIe 500

ARM GIC V4 IP GIC-700 GIC 13.1 GIC-V1 GIC-390 IP ARM IP

image-20240710145328332

C2K GIC V4.1.

image-20240710153531028

MSI

image-20240710153547516

GIC-V3

GIC-V3 PCIe MSIX PCIe PCIe GIC-V3 CPU 8 GIC-V3 IP GIC-500 GIC-600

GIC-V4

GICv4 GICv3

1. **vPE**

GICv4 vPE

- GICv4 vPE Hypervisor

1.

GICv4 Direct Injection

- GICv4

1.

GICv4

- **vPE** GICv4 vPE

1.

GICv4

- **vLPI Control** GICv4

1.

GICv4

- GICv4

1.

GICv4

- GICv4

4 pending CPU active CPU active and pending CPU

edge-triggered level-triggered

GIC

GIC GIC

image-20240710151348491

SoC GIC-V2

- SGI SGI Linux Inter-Processor Interrupt IPI CPU
- PPI PPI CPU CPU local timer
- SPI

SGI PPI CPU SPI CPU

GIC distributor CPU

image-20240710152635739

GIC-V2 CPU CPU interface 13.2 CPU CPU CPU CPU nIRQ nFIQ CPU

GIC-700

GIC-700 □□□□□

image-20240710152546004

gic-v3 □□□□□□□□ Distributor □Redistributor □CPU interface □ ITS □Interrupt Translation Service□

□□□

- Distributor □□□□ SPI □□□□priority□affinity□trigger-type□□□□ sgi □spi □□□□ Redistributor □
- Redistributor □□□□ PPI □LPI □□□□priority□affinity□trigger-type□□□□ PPI □LPI □□ CPU interface□
- CPU interface □□□□□ Redistributor □□□□□□□□□□□□□□□ CPU□□□□ CPU □□□□□□□ Distributor □ Redistributor □□□□□□□□□□□□
- ITS □□□□□□□□□□□□□ msi □□□□□ msi □□□□□ LPI □□□□□ Redistributor □

| □□□□ | □□□□ | □□ | | ——– | ——————————————– | ————— | | GIC | General Interrupt Controller | □□□□□□□ | | SGI | Software Generated Interrupt | □□□□ | | PPI | Private Peripheral Interrupt | □□□□ | | SPI | Shared Peripheral Interrupt | □□□□ | | LPI | Locality-specific Peripheral Interrupt | □□□□ | | PE | Process Element | □□□□□ | | ITS | Interrupt Translation Service | □□□□□□ |

| □□ | □□□□ | | —- | ———————————————————————– | | SGI | ① □□□□□□□□ ② □□ SGI □□□□□□□□□□□□□ security □□□□□ group□□□□□□□ PE□□□□□□ PE / □□ PE□ | | PPI | ① □□□□□□□□ ② □□ PPI □□□□□□□□□□□□□□□□ | | SPI | ① □□□□□□□□ ② □□□□□□□□□□ ③ □□□□□□□□□□□□ PE□□□ PE / □□ PE□ | | LPI | ① □□ LPI □□□□ □forwarding □□/ITS □□□□□□□□□□□ ② □□□□□□□□ |

□□□□ linux kernel 5.10□

| □□□□ | □□□ | □□ | | ——– | ——– | ———————— | | SGI | 0 - 15 | □□ PE □□□□ | | PPI | 16 – 31 | □□ PE □□□□ | | SPI | 32 - 1019 | | | □□□□□ | 1020 - 1023 | | | □□□□□ | 1024 - 1055 | | | □□ PPI | 1056 –1119 | GICv3.1 □□□□□□ | | □□□□□ | 1120 - 4095 | | | □□ SPI | 4096 - 5119 | GICv3.1 □□□□□□ | | □□□□□ | 5120 - 8191 | | | LPI | 8192 - | □□□□□□□□□□□□□ |

□□□□ LPI □□□□□ 8192 □□□□□□□□□□□ LPI □□□□□□□□□□□□□□ GICD _TYPER □□□ IDbits field □□□□□□□□□□□□ LPI□

image-20240710153719002

image-20240710153330434

□□□□□

GCI□□ GIC Cluster Interface□□□□□□ cluster □□□ Redistributor□□ c2000 □□□□ EXG □□□□ cluster□□□□□ core□8 □ thread□□□□□ GCI □□□□□ 8 □ Redistributor

c2k □□□□ ICI □□□□□□□□□□ ARM □ CPU interface □□

SGI □□

□□□□□□ core A □□□□□□ CPU interface□□ GICD □□□□□□□□□ threadde GICR □□□□□ interface □□□□□ thread□

PPI

PPI GICR interface thread

EXG timer

SPI

SPI GICD GICR GICR interface thread

PCIe

LPI

MSI ITS GICR GICR interface thread

image-20240710160158086

1. ITS device id event id device id event id
2. ITS GICR CPU

a) Device table device ITT

b) ITT event id collection id

c) Collection table collection id GICR

1. ITS ITS ITS CMDQ

c2k MSI its->gicd->gicr arm its redistributor GICR distributor(GICD)

GICD ITS GICD GICD ddr GICR c2k arm

X86 APIC

RISCV AIA

[toc]

SoC

Cortex M3 MCU

[toc]

M3

image-20240710142634874

MCU □□□□

image-20240709153614160

image-20240709153633986

□□□□□□□□

image-20240709154314824

image-20240709154051664

image-20240709154708302

ARM N2 [illegible]

ARM N2 [illegible]ARM Neoverse N2 reference design[illegible] ARM [illegible]Neoverse N2 [illegible] ARM [illegible] CPU [illegible]

1. [illegible]N2 [illegible]HPC[illegible]
2. [illegible]Neoverse N2 [illegible]
3. [illegible]ARM N2 [illegible]
4. [illegible]N2 [illegible]
5. [illegible]Neoverse N2 [illegible] ARM [illegible] ARM [illegible]

[illegible]ARM N2 [illegible]

ARM Neoverse N2 [illegible] ARM [illegible]IP[illegible] IP [illegible]

1. **ARM Neoverse N2 CPU** [illegible] N2 [illegible]N2 [illegible] ARMv9 [illegible]
2. **System Level Cache (SLC)**[illegible]ARM N2 [illegible]SLC[illegible]
3. **CCIX** [illegible] **CXL** [illegible]N2 [illegible] CCIX[illegible]Cache Coherent Interconnect for Accelerators[illegible] CXL[illegible]Compute Express Link[illegible]
4. **AMBA (Advanced Microcontroller Bus Architecture)** [illegible]AMBA [illegible]SoC[illegible] IP [illegible]N2 [illegible] AMBA [illegible]
5. **TrustZone** [illegible]ARM TrustZone [illegible]
6. **Mali GPU**[illegible] N2 [illegible] CPU [illegible] ARM [illegible] Mali GPU[illegible]
7. **SMMU (System Memory Management Unit)**[illegible]

[illegible] IP [illegible]ARM Neoverse N2 [illegible]

[illegible] High Level [illegible]

[illegible] [Arm Neoverse N2 reference design Technical Overview]

image-20240704104921533

[illegible] CMN-700[illegible] PICe [illegible] SMMU [illegible] NI-700[illegible] RNI [illegible] SCP[illegible] GIC [illegible] SNF [illegible] memory controller[illegible] core[illegible]

□□

ARM □□□□□□

1. □□□□□□□□□□□BMC □□□□□□□□ C2000 CHIP □ POR _N□pervsoc □□□□□□□□□□□
2. □ otprom valid □□□□□□□□ SCP SRAM □ BISR □□□□PVO(SCP)□□□ ROM □otprom □□□□□□□□□□□
3. □ SCP □□□□□□□ SRAM□
4. SCP ROM FW □ GPIO □□□□□□□ CHIP ID,□□ CHIP ID □□□□□□□□□ CHIP;
5. □□□□□□□□□□□□ I2C/FSI□□□□□□□□□□□□□□□□□
6. □ CHIP □ SCP □□□□□□□ QSPI;
7. □ CHIP □ SCP □□□□□□ CHIP □□□□□□□□□□□□□□□ CHIP □□□□
8. □ CHIP □ SCP □□□□□□ CHIP SCP □□□□□□□□□
9. □ CHIP □ SCP □ QSPI □□□□□□ SCP RAM FW □□ CHIP □ SRAM;
10. □ CHIP □ SCP □□□□□ 8 □□□□□□□□□□□□ SCP RAM FW □□□□□□□□□□□□ SCP,□ SCP □□□□□□□□ SRAM:
11. □ CHIP □ SCP □□□□□□ SRAM,□□ SCP RAM FW:
12. □ CHIP □ SCP □□ QSPI □□ C2C □□□□□□□□□□□□□□□□□ SCP□
13. □ CHIP □ SCP □□ CHIP □ SCP □□□□□□ C2C □□□□□□□ C2C;
14. □ SCP □□ CHIP ID □□□□ CMN□OCM(SLC)□ SAM;
15. □ CHIP □ SCP □□□□□□ MCP RAM FW,□□ MCP(□□□□)□+
16. □ SCP □□□□□□ CHIP □□□□□ L2□NCU□SCOM/FIR;+
17. □ CHIP □ SCP □□□□□□ Hostboot base □□□□□ CHIP □ OCM(SLC);+
18. □ CHIP □ SCP □□□□ CHIP □□□□□□□□□□□□□□□□□□
19. □□□□□□□□□□□□ srest□0x100□□□□□□□

□ core-hostboot

1. □□ kernel other thread spinlock,□□□□□□□□□ thread □□□□□
2. □□ hostboot kernel □□□□□□□□□□□ C/C++□□ main □□□□+
3. □□ hostboot kernel □□□□□□□□□□□□□
4. □□□□ MMU(SLB/TLB),□□ DIMM □□□□□□□□□ OCM(SLC,□□□□□□□ 28 □* 2MB=56MB□□□□□□ 3/4□□
5. □□□□□□□□□ TB □□□□ CPU □□□□
6. □ Scratch □□□□□□□ FSP/BMC;
7. □□ CPU □□ init main □□□□
8. □□ kernel other thread spinlock □ 1□□□□□□ thread □□□□□

9. hostboot task task user kernel hypersior
10. init main VFS;
11. VFS base modules

 init

1. initservice
2. initservice g _taskinfolist
3. secureboot _base/ipmibase/pnor/vfs/extinitsvc
4. hostboot extended image
5. extinitsvc g _exttaskinfolist
6. istepdisp hostboot
7. istep hostboot
8. istep 21.03 payload(skiboot,OPAL);+
9. payload(skiboot,OPAL)

core-skiboot

1. C2000 skiboot
2. thread skiboot relocate thread
3. thread boot flag=1, thread
4. thread main cpu entry, thread secondary cpu entry;
5. uart(console);
6. skiboot /
7. skiboot
8. opal call table;
9. hostboot device tree HDAT;
10. DT SCOM/eSPI(LPC):
11. DT C2000 DIMM
12. DT homer C2000
13. DT CPU(thread);
14. opal DT;
15.
16. BMC ipmi/BT/UART;
17. GIC

18.□□□□□ CPU□thread□□□□□□□□

19.□□ sreset□□□□ CPU □□□□□□□

20.□□□ TOD□□□ TOD □□□

21.□□□ sensor □□□ OPAL □□□

22.□□□□□□□□□□

23.NV □□□□

24.□□□□□jiayu□□□□□

25.□□□□□TPM□□□□□

26.□□□ opal console(UART)□□□

1. PCIE HB □□□□ PCIE □□□ (RC □□□□CXL □ PCIe □□□device tree □□□□□)

28.PCIE SLOT □□□□

29.□□□□□□□□

30.□□□□□□□□□

31.□□□□□□□□ zImage(boot loader □□□ petitboot);

32.□□ boot loader □□□

image-20240704111929075

image-20240704111945789

CMN OCM(on chip memory) □ L3 cache□□□□ DDR □□□□□□□□□□□□□□□□□ Intel □ cache as ram □□□

□ OCM □□ memory □□□□□□CMN OCM(on chip memory) □□□□ 28*2=56M □□□□□□□□□□□□□□□□□□ 3/4□□□□□ □□ 32M□

□□□□□

SCP ram □□□ DDR training□□□□□□ OCM □□□□ flash □□□□□□□□ DDR □□□□□

□□□□□ OCM □□□□□□□□□□ SNF □□□□□

□□□□□

SCP □□□ OCM □□□SCP RAM □ hostboot □□ OCM □□□□□skiboot □□□□□ OCM □□□□□ skiboot □□□ ddr training□□□□□□□□ DDR□□□ OCM□□□ OCM□□□ cache □□□

hostboot □□ skiboot □□ 0x800 0000 □□

32M □□□□□□ 0x200 0000, □ skiboot □□□□□□□□ 0x3000 0000 □□□□□□□□ OCM□□□□□□□□□□□□□□□□□□ 0x0□□□ □□□ 0x0 □□□□

RISC-V

Firmware

image-20240711102511545

ARM64 vs RISC-V

image-20240711103010418

uboot EDK2 PEI DXE

image-20240711103301123

ZSBL: SCP ROM

FSBL: SCP RAM

image-20240711105826248

Cache as RAM & On chip memory

□□

□□□□□□□□□□□□□□□□□□

x86 □□□ Cache as RAM, CAR;

ARM □□□□ On Chip Memory□OCM□

□□□□□□□□□□ DDR □□□□□□□□□□□□ cache □□ RAM□□□□ C □□□□□

CAR

EDK2 System Table

image-20240729101921741

□ MdeModulePkg\Core\Dxe\DxeMain\DxeMain.c □□□□

```
  //
  // Allocate the EFI System Table and EFI Runtime Service Table from
EfiRuntimeServicesData
  // Use the templates to initialize the contents of the EFI System Table and EFI
Runtime Services Table
  //
  gDxeCoreST = AllocateRuntimeCopyPool (sizeof (EFI_SYSTEM_TABLE),
&mEfiSystemTableTemplate);
  ASSERT (gDxeCoreST != NULL);

  gDxeCoreRT = AllocateRuntimeCopyPool (sizeof (EFI_RUNTIME_SERVICES),
&mEfiRuntimeServicesTableTemplate);
  ASSERT (gDxeCoreRT != NULL);

  gDxeCoreST->RuntimeServices = gDxeCoreRT;
```

□□□

```
///
/// EFI System Table
///
typedef struct {
  ///
  /// The table header for the EFI System Table.
  ///
  EFI_TABLE_HEADER                Hdr;
  ///
  /// A pointer to a null terminated string that identifies the vendor
  /// that produces the system firmware for the platform.
  ///
  CHAR16                          *FirmwareVendor;
  ///
  /// A firmware vendor specific value that identifies the revision
  /// of the system firmware for the platform.
  ///
  UINT32                          FirmwareRevision;
  ///
  /// The handle for the active console input device. This handle must support
  /// EFI_SIMPLE_TEXT_INPUT_PROTOCOL and EFI_SIMPLE_TEXT_INPUT_EX_PROTOCOL.
  ///
  EFI_HANDLE                      ConsoleInHandle;
  ///
  /// A pointer to the EFI_SIMPLE_TEXT_INPUT_PROTOCOL interface that is
```

```
  /// associated with ConsoleInHandle.
  ///
  EFI_SIMPLE_TEXT_INPUT_PROTOCOL    *ConIn;
  ///
  /// The handle for the active console output device.
  ///
  EFI_HANDLE                        ConsoleOutHandle;
  ///
  /// A pointer to the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL interface
  /// that is associated with ConsoleOutHandle.
  ///
  EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL   *ConOut;
  ///
  /// The handle for the active standard error console device.
  /// This handle must support the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL.
  ///
  EFI_HANDLE                        StandardErrorHandle;
  ///
  /// A pointer to the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL interface
  /// that is associated with StandardErrorHandle.
  ///
  EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL   *StdErr;
  ///
  /// A pointer to the EFI Runtime Services Table.
  ///
  EFI_RUNTIME_SERVICES              *RuntimeServices;
  ///
  /// A pointer to the EFI Boot Services Table.
  ///
  EFI_BOOT_SERVICES                 *BootServices;
  ///
  /// The number of system configuration tables in the buffer ConfigurationTable.
  ///
  UINTN                             NumberOfTableEntries;
  ///
  /// A pointer to the system configuration tables.
  /// The number of entries in the table is NumberOfTableEntries.
  ///
  EFI_CONFIGURATION_TABLE           *ConfigurationTable;
} EFI_SYSTEM_TABLE;
```

EDK2 Event

[toc]

UEFI

 intel 8253/8254 PC IC MSC8051,

 Timer cpu

 PC/AT UEFI 8254 Timer mode 3 1.1931816MHz tick mTimerPeriod 1ms10000 tick =10000*100ns CPU IRQ0 0 OUT pin 8259 IRQ0 CPU Timer

 cpu archprotocol Legacy8259Protocol,cpu IDT Timer TimerInterruptHandler

Timer

 Timer

1.

2.

3.

4. Timer CoreTimerTick(mTimerPeriod)/CoreTimerTick(100ms) TimerArchprotocol install EVT _NOTIFY _SIGNAL Event

5. Sytem time mEfiSystemTime =mEfiSystemTime+ 1Tick(100ms)

6. timer event list event BS->SignalEvent signal

BS->SignalEvent—>CoreNotifyEvent–>CoreRestoreTpl–>CoreDispatchEventNotifies–>A. EVT _NOTIFY _SIGNAL count Event->SignalCount = 0 Event->NotifyFunction (Event, Event->NotifyContext) Tpl gEventPending mask bit event

7.

8.

1. gEventQueue— A list of event’s to notify for each priority level
2. mEfiTimerList—- timer event

3. gEventSignalQueue —□□□□ A list of events to signal based on EventGroup type

4. □□ EVT _NOTIFY _WAIT □□□ event□□□□□ BS-> **CoreCheckEvent**->CoreNotifyEvent–>CoreRestoreTpl–>CoreDispatchEventNotifies □□□□□□□□□ gEventQueue □□ IEvent □□□□

gEventPending □□□□□□□ gEventQueue □□□□□□□□□□□□□□□□□□□□□□□□□□□□□ 1□□□□ 0□

gEventPending □□□ 32 □□□□□□□□ 1 □□□□□□□□□□□□□□□□□□□

□□□ x86 □□□□□□□□□□□□IRQ□□□□□□□□□□□□□□□□

- IRQ0: □□□□□□□□□□□□□□□□□□□□□□□□□□□□
- IRQ1: □□
- IRQ2: □□□□□□□□□□□□□□□□
- IRQ3: □□□□ 2□COM2□
- IRQ4: □□□□ 1□COM1□
- IRQ5: □□□□□□□□□□
- IRQ6: □□□□□
- IRQ7: □□□□ 1□LPT1□
- □□ IRQ □□□□□□□□□□□□□□□□□□□□□□□□□□□□

event □□□

```
//
// Task priority level
//
#define TPL_APPLICATION       4
#define TPL_CALLBACK          8
#define TPL_NOTIFY            16
#define TPL_HIGH_LEVEL        31
```

31 □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□□□□□

image-20240716144753316

□ DXE main □□□□

```
  //
  // Initialize the Event Services
  //
  Status = CoreInitializeEventServices ();

...

  //
  // Register for the GUIDs of the Architectural Protocols, so the rest of the
```

```
  // EFI Boot Services and EFI Runtime Services tables can be filled in.
  // Also register for the GUIDs of optional protocols.
  //
  CoreNotifyOnProtocolInstallation ();
```

□□□□□□□□□□□□□□□ event □□□□□□□□□□□□□□□□□□□□□□□□

□□□□□□□□□□□

```
/**
  Called by the platform code to process a tick.

  @param  Duration              The number of 100ns elapsed since the last call
                                to TimerTick

**/
VOID
EFIAPI
CoreTimerTick (
  IN UINT64   Duration
  )
{
  IEVENT          *Event;

  //
  // Check runtiem flag in case there are ticks while exiting boot services
  //
  CoreAcquireLock (&mEfiSystemTimeLock);

  //
  // Update the system time
  //
  mEfiSystemTime += Duration;

  //
  // If the head of the list is expired, fire the timer event
  // to process it
  //
  if (!IsListEmpty (&mEfiTimerList)) {
    Event = CR (mEfiTimerList.ForwardLink, IEVENT, Timer.Link, EVENT_SIGNATURE);

    if (Event->Timer.TriggerTime <= mEfiSystemTime) {
      CoreSignalEvent (mEfiCheckTimerEvent);
    }
  }

  CoreReleaseLock (&mEfiSystemTimeLock);
}
```

□□□□□□□□□□□□□□□□□ timer □□□ event□□□□□□□□□□□□

```
/**
  Initializes "event" support.

  @retval EFI_SUCCESS           Always return success

**/
EFI_STATUS
CoreInitializeEventServices (
  VOID
  )
{
  UINTN        Index;

  for (Index=0; Index <= TPL_HIGH_LEVEL; Index++) {
    InitializeListHead (&gEventQueue[Index]);
  }

  CoreInitializeTimer ();

  CoreCreateEventEx (
    EVT_NOTIFY_SIGNAL,
    TPL_NOTIFY,
    EfiEventEmptyFunction,
    NULL,
    &gIdleLoopEventGuid,
    &gIdleLoopEvent
    );

  return EFI_SUCCESS;
}
```

- □□□□□□□ gEventQueue— □□□□□□□A list of event's to notify for each priority level
- CoreInitializeTimer □□□□□□

```
/**
  Initializes timer support.

**/
VOID
CoreInitializeTimer (
  VOID
  )
{
  EFI_STATUS  Status;

  Status = CoreCreateEventInternal (
             EVT_NOTIFY_SIGNAL,
```

```
            TPL_HIGH_LEVEL - 1,
            CoreCheckTimers,
            NULL,
            NULL,
            &mEfiCheckTimerEvent
            );
  ASSERT_EFI_ERROR (Status);
}
```

□□□□□□□□□

```
#include <Uefi.h>
#include <Library/UefiBootServicesTableLib.h>
#include <Library/UefiLib.h>

EFI_EVENT TimerEvent;
EFI_EVENT ExitBootServicesEvent;
BOOLEAN TimerTriggered = FALSE;

VOID EFIAPI TimerEventHandler(
    IN EFI_EVENT Event,
    IN VOID *Context
) {
    TimerTriggered = TRUE;
    Print(L"Timer event triggered!\n");
}

EFI_STATUS
EFIAPI
UefiMain(
    IN EFI_HANDLE ImageHandle,
    IN EFI_SYSTEM_TABLE *SystemTable
) {
    EFI_STATUS Status;

    // 创创创创创创创创创创创创创创创 10000000 100ns (1 创)创创创
    Status = gBS->CreateEvent(
        EVT_TIMER | EVT_NOTIFY_SIGNAL,
        TPL_CALLBACK,
        TimerEventHandler,
        NULL,
        &TimerEvent
    );
    if (EFI_ERROR(Status)) {
        Print(L"Failed to create event: %r\n", Status);
        return Status;
    }
```

```
    // □□□□□□□1 □□□□□
    Status = gBS->SetTimer(
        TimerEvent,
        TimerRelative,
        10000000 // 100ns □□□10000000 = 1□
    );
    if (EFI_ERROR(Status)) {
        Print(L"Failed to set timer: %r\n", Status);
        gBS->CloseEvent(TimerEvent);
        return Status;
    }

    // □□□□□□□
    while (!TimerTriggered) {
        gBS->Stall(100000); // □□ 100ms
    }

    // □□
    gBS->CloseEvent(TimerEvent);

    return EFI_SUCCESS;
}
```

□□□□□□□□□□□□□□1 □□□□□

□□□□□ gBS->CreateEvent □□□□□□□□□□□□□□□□□□□□□□□□□□

```
typedef struct {
    UINT32 Type;
    EFI_TPL NotifyTpl;
    EFI_EVENT_NOTIFY NotifyFunction;
    VOID *NotifyContext;
    BOOLEAN Triggered;
} EFI_EVENT_INTERNAL;

EFI_STATUS
EFIAPI
CreateEvent (
    IN UINT32 Type,
    IN EFI_TPL NotifyTpl,
    IN EFI_EVENT_NOTIFY NotifyFunction,
    IN VOID *NotifyContext,
    OUT EFI_EVENT *Event
) {
    EFI_STATUS Status;
    EFI_EVENT_INTERNAL *NewEvent;

    // □□□□
```

```
    if (Event == NULL || (Type & EVT_NOTIFY_SIGNAL && NotifyFunction == NULL)) {
        return EFI_INVALID_PARAMETER;
    }

    // □□□□
    NewEvent = AllocateZeroPool(sizeof(EFI_EVENT_INTERNAL));
    if (NewEvent == NULL) {
        return EFI_OUT_OF_RESOURCES;
    }

    // □□□□□□□□
    NewEvent->Type = Type;
    NewEvent->NotifyTpl = NotifyTpl;
    NewEvent->NotifyFunction = NotifyFunction;
    NewEvent->NotifyContext = NotifyContext;
    NewEvent->Triggered = FALSE;

    // □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
    Status = RegisterEvent(NewEvent);
    if (EFI_ERROR(Status)) {
        FreePool(NewEvent);
        return Status;
    }

    // □□□□□□□
    *Event = (EFI_EVENT)NewEvent;

    return EFI_SUCCESS;
}
```

□□□□□□□□□□□□□□□□□□□□□□ event □□□□□□□□

□ event □□□□□□□□

```
  if ((Type & EVT_NOTIFY_SIGNAL) != 0x00000000) {
    //
    // The Event's NotifyFunction must be queued whenever the event is signaled
    //
    InsertHeadList (&gEventSignalQueue, &IEvent->SignalLink);
  }
```

□□□□□□□□□□□□□□□□ 32 □□ bitmap □□□□ 1□□□□□□□□□□□

□□

SignalEvent □□□□□ event □□□□□□□□□□□□ 32 □□□□□□□□□□□□□□□□□□

```
/**
  Signals the event.  Queues the event to be notified if needed.
```

```
  @param  UserEvent             The event to signal .

  @retval EFI_INVALID_PARAMETER  Parameters are not valid.
  @retval EFI_SUCCESS            The event was signaled.

**/
EFI_STATUS
EFIAPI
CoreSignalEvent (
  IN EFI_EVENT    UserEvent
  )
/**
  Queues the event's notification function to fire.

  @param  Event                 The Event to notify

**/
VOID
CoreNotifyEvent (
  IN  IEVENT      *Event
  )
{

  //
  // Event database must be locked
  //
  ASSERT_LOCKED (&gEventQueueLock);

  //
  // If the event is queued somewhere, remove it
  //

  if (Event->NotifyLink.ForwardLink != NULL) {
    RemoveEntryList (&Event->NotifyLink);
    Event->NotifyLink.ForwardLink = NULL;
  }

  //
  // Queue the event to the pending notification list
  //

  InsertTailList (&gEventQueue[Event->NotifyTpl], &Event->NotifyLink);
  gEventPending |= (UINTN)(1 << Event->NotifyTpl);
}
```

[illegible]

Duang[illegible]CoreTimerTick [illegible] TPL[illegible] restore TPL[illegible]

[illegible] timer [illegible] event[illegible]mEfiTimerList[illegible]

[illegible] TPL [illegible]

```
 while (gEventPending != 0)
{
  PendingTpl = (UINTN) HighBitSet64 (gEventPending);
  if (PendingTpl <= NewTpl) {
   break;
  }
  gEfiCurrentTpl = PendingTpl;
  if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {
   CoreSetInterruptState (TRUE);
  }
  CoreDispatchEventNotifies (gEfiCurrentTpl);
  //创创 gEventQueue [gEfiCurrentTpl]创创创创创 event 创 Notification 创创
 }
```

[illegible]gEventPending [illegible] 32 [illegible] 1 [illegible]

[illegible]

1. [illegible]
2. [illegible] TPL [illegible] TPL [illegible] 16[illegible] 17[illegible] 16 [illegible] TPL [illegible] 17 [illegible]
3. [illegible] pending [illegible] pending [illegible] TPL [illegible] 16[illegible] 15[illegible] 16 [illegible]

[illegible]——[illegible]

[illegible] waitforevent [illegible] 4[illegible] 10ms [illegible] 31[illegible] RestoreTpl [illegible] 4, [illegible] 31 [illegible] 4 [illegible] 30 [illegible] 5 [illegible] 4 [illegible]

CoreTimerTick [illegible]

```
/**
 Lowers the task priority to the previous value.   If the new
 priority unmasks events at a higher priority, they are dispatched.

 @param  NewTpl  New, lower, task priority

**/
VOID
EFIAPI
CoreRestoreTpl (
```

```
  IN EFI_TPL NewTpl
  )
```

□□□□□

```
{
  EFI_TPL     OldTpl;
  EFI_TPL     PendingTpl;
```

- OldTpl: □□□□□□□□□□□□
- PendingTpl: □□□□□□□□□□□□□□□□□□

□□□□□□□

```
  OldTpl = gEfiCurrentTpl;
  if (NewTpl > OldTpl) {
    DEBUG ((EFI_D_ERROR, "FATAL ERROR - RestoreTpl with NewTpl(0x%x) > OldTpl(0x%x)\n",
NewTpl, OldTpl));
    ASSERT (FALSE);
  }
  ASSERT (VALID_TPL (NewTpl));
```

- OldTpl = gEfiCurrentTpl: □□□□□□□□□□□□
- □□ NewTpl □□□□□□□□□□□□□□□□□□□□□□ NewTpl □□ OldTpl□□□□□□□□□□□□□□□□□

□□□□□□□

```
  if (OldTpl >= TPL_HIGH_LEVEL  &&  NewTpl < TPL_HIGH_LEVEL) {
    gEfiCurrentTpl = TPL_HIGH_LEVEL;
  }
```

- □□□□□□□□□□□□□□□TPL_HIGH_LEVEL□□□□□□□□□□□□□□□ TPL_HIGH_LEVEL□□□□□□□□□□□□□ TPL_HIGH_LEVEL□□□□□ □□□□□□□

□□□□□□□□

```
  while (gEventPending != 0) {
    PendingTpl = (UINTN) HighBitSet64 (gEventPending);
    if (PendingTpl <= NewTpl) {
      break;
    }

    gEfiCurrentTpl = PendingTpl;
    if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {
      CoreSetInterruptState (TRUE);
    }
```

```
    CoreDispatchEventNotifies (gEfiCurrentTpl);
  }
```

- while (gEventPending != 0): □□□□□□□□□□□□□□□
- PendingTpl = (UINTN) HighBitSet64 (gEventPending): □□□□□□□□□□□□□□□
- □□ PendingTpl □□□□□ NewTpl□□□□□□□
- □□□□□□□□ PendingTpl□□□□□□□□ TPL_HIGH_LEVEL □□□□□□
- □□ CoreDispatchEventNotifies □□□□□□□□□□□□

□□□□□□□□□□□□□□□

```
  gEfiCurrentTpl = NewTpl;

  if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {
    CoreSetInterruptState (TRUE);
  }

}
```

- □□□□□□□□□□□□□□ NewTpl□
- □□□□□□□□□□ TPL_HIGH_LEVEL□□□□□□□□□□□

CoreDispatchEventNotifies □□□□

```
/**
  Dispatches all pending events.

  @param  Priority              The task priority level of event notifications
                                to dispatch

**/
VOID
CoreDispatchEventNotifies (
  IN EFI_TPL      Priority
  )
```

□□□□□

```
{
  IEVENT          *Event;
  LIST_ENTRY      *Head;
```

- Event: □□□□□□□□□□□□
- Head: □□□□□□□□□□□□□□□□□

□□□□□□□□

```
  CoreAcquireEventLock ();
  ASSERT (gEventQueueLock.OwnerTpl == Priority);
  Head = &gEventQueue[Priority];
```

- CoreAcquireEventLock ():□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
- ASSERT (gEventQueueLock.OwnerTpl == Priority):□□□□□□□□□□□□□□□□□□□□□□□□
- Head = &gEventQueue[Priority]:□□□□□□□□□□□□□□□□□□

□□□□□□□□□

```
  while (!IsListEmpty (Head)) {

    Event = CR (Head->ForwardLink, IEVENT, NotifyLink, EVENT_SIGNATURE);
    RemoveEntryList (&Event->NotifyLink);

    Event->NotifyLink.ForwardLink = NULL;
```

- while (!IsListEmpty (Head)):□□□□□□□□□□□□□□□□□□□□□□□□□□
- Event = CR (Head->ForwardLink, IEVENT, NotifyLink, EVENT_SIGNATURE):□□□□□□□□□□□□□□□□
- RemoveEntryList (&Event->NotifyLink):□□□□□□□□□□□□
- Event->NotifyLink.ForwardLink = NULL:□□□□□□□□□□□□□□□□□□

□□ SIGNAL □□□□

```
    if ((Event->Type & EVT_NOTIFY_SIGNAL) != 0) {
      Event->SignalCount = 0;
    }
```

- □□□□□□□□□ EVT_NOTIFY_SIGNAL□□□□□ SignalCount□□□□□□□□□□□□

□□□□□□□□□□□□□□□□□□

```
    CoreReleaseEventLock ();

    ASSERT (Event->NotifyFunction != NULL);
    Event->NotifyFunction (Event, Event->NotifyContext);
```

- CoreReleaseEventLock ():□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
- ASSERT (Event->NotifyFunction != NULL):□□□□□□□□□□□□□□□□□□
- Event->NotifyFunction (Event, Event->NotifyContext):□□□□□□□□□□□□□□□□□□□□

□□□□□□□□□□□□□□□□□□

```
    CoreAcquireEventLock ();
  }
```

- CoreAcquireEventLock ():□□□□□□□□□□□□□□□□□□□□□□□□□□□□

[illegible]

```
  gEventPending &= ~(UINTN)(1 << Priority);
  CoreReleaseEventLock ();
}
```

- `gEventPending &= ~(UINTN)(1 << Priority)`: [illegible]
- `CoreReleaseEventLock ()`: [illegible]

[illegible]

- [illegible] 31TPL[illegible]
-

[illegible]

Blog

Blog

EDK2 Memory Map

GetMemoryMap

https://blog.csdn.net/xiaopangzi313/article/details/109928878

https://www.lab-z.com/stu5/

[toc]

Windows

1. **FAT32（File Allocation Table 32）** - 2TB 4GB

- USB SD

1. **NTFS（New Technology File System）** -

- Windows SSD

macOS

1. **HFS+（Hierarchical File System Plus）** -

- macOS APFS

1. **APFS（Apple File System）** - SSD

- macOS 10.13 Mac iOS

Linux

1. **ext4（Fourth Extended File System）** -

- Linux

1. **XFS** -

-

1. **Btrfs（B-tree File System）** -

-

1. exFAT（Extended File Allocation Table）

- FAT32 NTFS
- USB Windows macOS

1. ZFS（Zettabyte File System）

- RAID-Z
-

RAID

[toc]

RAID（Redundant Array of Independent Disks）RAID

1. RAID RAID 0
2. RAID 1 RAID 5、RAID 6、RAID RAID 1
3. RAID RAID 5

RAID

- **RAID 0**
- **RAID 1**
- **RAID 5** RAID 0、
- **RAID 6** RAID 5
- **RAID 10**（RAID 1+0） RAID 0 RAID 1

0 1 10

image-20240715131609095

RAID 3

- RAID 3
- RAID 3
-
-

RAID 5

- RAID 5
- RAID 0、
- (frac{(n-1)}{n}) n RAID 1 、
-
- RAID 3 、

RAID 6

- RAID 6 RAID 5
- RAID 6 RAID 5

- □□□□□□□□ RAID 5 □□□□□□□□□□□□□□□□□□□□□□□□□□□□
- □□□□□□ **RAID 5** □□□□□□□□□□□□ (frac{(n-2)}{n}) □n □□□□□□□□□□□□□□□□□□□□□□□□□□□□
- □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□ RAID 5 □□□

□□

- **RAID 3** □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
- **RAID 5** □□
- **RAID 6** □□□

SSD

[toc]

SSD SOC

image-20240715134556835

SSD controller FTL nand

PCIE/SATA host FTL

FTLflash translation layerLBA SSD

flash controllerECC

[toc]

(JBOD)

LUN

image-20240715133452696

Web

–

Ceph HDFS

CMN SAM Ceph swift

image-20240715133751005

Ceph MON OSD MDS

(1) MON MON

(2) OSD OSD

(3) MDS CephFS Ceph RADOS Ceph MDS

(4) RADOS RADOS ceph Ceph RADOS RADOS

(5) RBD ( ) RADOS

(6) CephFS Ceph Ceph POSIX

(7) Librados libRADOS PHP RUBY Java Python C++ RADOS

(8) RADOS GW RGW Ceph RGW Amazon S3 openstack Swift RUSTFUL API

RADOS GW MON ( ) CephFS

Blog

□□□□□□□

Hypervisor

[toc]

Introduction

□□□□□□□□□□□□□□□□□□□□ Hypervisor □□ Type 1 Hypervisor□

□□□□

- Type 1 Hypervisor □□□□□□□□□□□□□□□□□□□□
- □□□□□□□□□□□□□□□□ **(OS)**□□□□□□□□□□□□□□□□
- □□□□ CPU□□□□□□□□□□□□□
- □□□□□□□□□□□□□□□□□
- □□□□□□□□□□□□□□□□□□□□□□□□□□
- □□ Type 1 Hypervisor □□□□□□□□□□□□
- □□□□□□□□□□□□□□□□□□□
- VMware ESXi□Citrix Hypervisor □ Microsoft Hyper-V □ Type 1 Hypervisor □□□□□□□

Type 2 Hypervisor

□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□ 2 □□□□□□

□□□□□

- Type 2 hypervisor □□□□□□□□□□□□□□□□□□□□
- □□□□□□□□□□□□□□□□□□□□□□□□□□
- □□□□□ CPU□□□□□□□□□□□□□□
- □□□□□□□□□ (OS) □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
- □□□□□□□□□□□□□□□□□□□□□□□□
- □□ Type 2 hypervisor □□□□□□□□□□□□□□□□□□□□□□□□
- □□□□□□□□□□□□□□□□□□□
- VMware Workstation Player□VMware Workstation Pro □ VirtualBox □ Type 2 hypervisor □□□□□□□

image-20240718133210715

□□□□□

□□□□□□□ RISC-V □ Type-1 Hypervisor □□□□□□□

RVirt

RVirt MIT PDOS 2018 Rust **RISC-V Type-1 hypervisor**RVirt RISC-V MIT PDOS RVirt S-mode U-mode CSR hypervisorhypervisor RVirt QEMU virt Hifive Unleased fedora RVirt M S U RISC-V

Bao-hypervisor

Bao hypervisor hypervisor Bao hypervisor

Bao

Bao hypervisor Bao Bao

Bao Bao RISC-V Hypervisor Extension rocket chip CVA6

Xvisor

Xvisor Xvisor VirtIO CPU IO Xvisor Normal vCPUs

2019 Xvisor RISC-V RISC-V RISC-V Hypervisor Extension 1.0 Xvisor Xvisor

seL4

seL4 NICTA CSIRO data61seL4 seL4

seL4

- seL4
- seL4
- seL4
- seL4 GPLv2
- seL4
- seL4 RISC-V

KVM

KVM[illegible]Kernel-based Virtual Machine[illegible] Linux [illegible]VM[illegible] VM [illegible]KVM [illegible] Intel VT [illegible] AMD-V[illegible] VM [illegible]

KVM [illegible] Red Hat[illegible]IBM[illegible]Intel [illegible]KVM [illegible] Linux[illegible]Windows [illegible] BSD[illegible]KVM [illegible] virt-manager [illegible] virsh[illegible]

KVM [illegible] Linux [illegible] Linux [illegible] Linux [illegible]

[illegible]

[[illegible] RISC-V [illegible] Type-1 Hypervisor [illegible]]

MIT6824

6.824 [illegible] MIT [illegible] Golang [illegible]
[illegible]

[illegible]

B [illegible]

[illegible]https://pdos.csail.mit.edu/6.82

Memory consistency and cache coherence

Memory Consistency

[toc]

 consistency model 152 252 152 252 “”

 consistency model FENCE


```
static int x = 0, y = 0;
static int r1, r2;


static void int thread_cpu0(void)
{
        x = 1;    /* 1) */
        r1 = y;   /* 2) */
}


static void int thread_cpu1(void)
{
        y = 1;    /* 3) */
        r2 = x;   /* 4) */
}


static void check_after_assign(void)
{
        printk("r1 = %d, r2 = %d\n", r1, r2);
}
```

 4 6

```
1) 2) 3) 4)
1) 3) 2) 4)
1) 3) 4) 2)
3) 4) 1) 2)
```

```
3) 1) 4) 2)
3) 1) 2) 4)
```

[illegible] thread _cpu0 [illegible] thread _cpu1 [illegible] check _after _assign()[illegible] 6 [illegible] 3 [illegible]

```
r1 = 1, r2 = 1
r1 = 0, r2 = 1   // 1) 2) 3) 4)
r1 = 1, r2 = 0   // 3) 4) 1) 2)
```

[illegible] r1 [illegible] r2 [illegible]"[illegible]"[illegible]write buffer[illegible] prefetching [illegible] multiple cache banks [illegible]

[illegible] cache [illegible]write buffer [illegible] cache [illegible] cache [illegible]

image-20240724170156332

[illegible] write buffer[illegible] `1) 3) 2) 4)` [illegible] case[illegible] write buffer [illegible] core [illegible] 0[illegible]

```
r1 = 0, r2 = 0
```

[illegible] `3) 4) 1) 2)` [illegible]

[illegible]

[illegible]

[illegible]**[illegible]**[illegible] TSO [illegible]

[illegible]Memory Consistency Model[illegible]

“[illegible]” —— core 0 [illegible] write buffer [illegible]core1 [illegible]

[illegible]

[illegible] memory consistency and cache coherence[illegible]

cache [illegible] CPU [illegible]

[illegible] CPU [illegible]

[illegible]

[illegible]

[illegible] 4 [illegible] Store-Load[illegible]Store-Store[illegible]Load-Store[illegible]Load-Load[illegible]

[illegible]Sequential Consistency[illegible] SC[illegible] [illegible]Total Store Order[illegible] TSO[illegible]x86-64 [illegible]Part Store Order[illegible] PSO[illegible] [illegible]Relax Memory Order[illegible] RMO[illegible]

[illegible]

[illegible]

1. [illegible]Sequential Consistency, SC[illegible]

[illegible]

[illegible]

- [illegible]
- [illegible]

[illegible]

```
1 -> 3 -> 2 -> 4
3 -> 1 -> 4 -> 2
1 -> 3 -> 4 -> 2 // 创创创创创创创创
3 -> 1 -> 2 -> 4
```

- [illegible]
- [illegible]

[illegible]

1. `1: x = 1` [illegible]CPU 0[illegible]
2. `3: y = 1` [illegible]CPU 1[illegible]
3. `4: r2 = x` [illegible]CPU 1[illegible]
4. `2: r1 = y` [illegible]CPU 0[illegible]

[illegible] `CPU 0` [illegible] `CPU 1` [illegible]

- [illegible] `CPU 0`[illegible] `1 -> 2`
- [illegible] `CPU 1`[illegible] `3 -> 4`

[illegible]

[illegible]

[illegible] `1 -> 3 -> 4 -> 2`[illegible]

- [illegible] 4 [illegible] `x`[illegible] 1 [illegible] `r2 = 1`
- [illegible] 2 [illegible] `y`[illegible] 3 [illegible] `r1 = 1`

2. Total Store Order, TSO

TSO store load 4 store-store store-load load-load load-store TSO **store-load** 3

-
-

```
1 -> 3 -> 2 -> 4
3 -> 1 -> 4 -> 2
1 -> 2 -> 3 -> 4
3 -> 4 -> 1 -> 2
```

3. Partial Store Order, PSO

PSO

Processor Consistency, PC Relaxed Consistency, RC

-
-

```
1 -> 3 -> 2 -> 4
3 -> 1 -> 4 -> 2
1 -> 2 -> 3 -> 4
3 -> 4 -> 1 -> 2
2 -> 1 -> 4 -> 3
4 -> 3 -> 2 -> 1
```

4. Relaxed Memory Order, RMO

RMO

-
-

```
1 -> 3 -> 2 -> 4
3 -> 1 -> 4 -> 2
```

```
1 -> 2 -> 3 -> 4
3 -> 4 -> 1 -> 2
2 -> 1 -> 4 -> 3
4 -> 3 -> 2 -> 1
2 -> 4 -> 1 -> 3
4 -> 2 -> 3 -> 1
```

[illegible]

[illegible]

| [illegible] | SC | TSO | PSO | RMO | | ———— | ———- | ———- | ———- | —- | | Store-Store | [illegible] | [illegible] | Yes | Yes | | Store-Load | [illegible] | Yes | Yes | Yes | | Load-Load | [illegible] | [illegible] | [illegible] | Yes | | Load-Store | [illegible] | [illegible] | [illegible] | Yes |

[illegible]

[illegible] `r1 = 0, r2 = 0` [illegible]Linux [illegible] `smp_mb()`[illegible]`smp_mb()`[illegible]

[illegible]

[illegible]

[illegible]

- A Primer on Memory Consistency and Cache Coherence (2nd Edition)
- https://blog.csdn.net/qq _29328443/article/details/107616795
- https://blog.csdn.net/anyegongjuezjd/article/details/125954805
- https://zhuanlan.zhihu.com/p/141655129?from _voters _page=true
- [illegible]

□□

ARM □□□□□□

1. □□□□□□□□□□BMC □□□□□□□ C2000 CHIP □ POR _N□pervsoc □□□□□□□□□□
2. □ otprom valid □□□□□□□ SCP SRAM □ BISR □□□□PVO(SCP)□□□ ROM □otprom □□□□□□□□□□
3. □ SCP □□□□□□ SRAM□
4. SCP ROM FW □ GPIO □□□□□□ CHIP ID,□□ CHIP ID □□□□□□□□ CHIP;
5. □□□□□□□□□□ I2C/FSI□□□□□□□□□□□□□□□
6. □ CHIP □ SCP □□□□□□ QSPI;
7. □ CHIP □ SCP □□□□□ CHIP □□□□□□□□□□□□□ CHIP □□□
8. □ CHIP □ SCP □□□□□ CHIP SCP □□□□□□□
9. □ CHIP □ SCP □ QSPI □□□□□ SCP RAM FW □□ CHIP □ SRAM;
10. □ CHIP □ SCP □□□□ 8 □□□□□□□□□□ SCP RAM FW □□□□□□□□□□ SCP,□ SCP □□□□□□□ SRAM:
11. □ CHIP □ SCP □□□□□ SRAM,□□ SCP RAM FW:
12. □ CHIP □ SCP □□ QSPI □□ C2C □□□□□□□□□□□□□□□ SCP□
13. □ CHIP □ SCP □□ CHIP □ SCP □□□□□ C2C □□□□□□ C2C;
14. □ SCP □□ CHIP ID □□□ CMN□OCM(SLC)□ SAM;
15. □ CHIP □ SCP □□□□□ MCP RAM FW,□□ MCP(□□□)□+
16. □ SCP □□□□□ CHIP □□□□ L2□NCU□SCOM/FIR;+
17. □ CHIP □ SCP □□□□□ Hostboot base □□□□ CHIP □ OCM(SLC);+
18. □ CHIP □ SCP □□□ CHIP □□□□□□□□□□□□□□□□
19. □□□□□□□□□□ srest□0x100□□□□□□

□ core-hostboot

1. □□ kernel other thread spinlock,□□□□□□□□ thread □□□□
2. □□ hostboot kernel □□□□□□□□□ C/C++□□ main □□□+
3. □□ hostboot kernel □□□□□□□□□□□
4. □□□ MMU(SLB/TLB),□□ DIMM □□□□□□□□ OCM(SLC,□□□□□□ 28 □* 2MB=56MB□□□□□ 3/4□□
5. □□□□□□□□ TB □□□ CPU □□□
6. □ Scratch □□□□□□ FSP/BMC;
7. □□ CPU □□ init main □□□

8. □□ kernel other thread spinlock □ 1□□□□□ thread □□□□
9. hostboot □□ task □□□□□ task □□□ user □□□□ kernel □□□□□ hypersior □□□
10. init main □□□□□ VFS;
11. VFS □□ base modules□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□ init □□□

1. □□ initservice □□□
2. initservice □ g _taskinfolist □□□□□□□□□□□□□□□□□□□□
3. secureboot _base/ipmibase/pnor/vfs/extinitsvc □□□□□□□□□□
4. □□□□□□ hostboot extended image □□□□□□□□
5. extinitsvc □□□ g _exttaskinfolist □□□□□□□□□□□□□□
6. □□□□□□ istepdisp□□□□□□□ hostboot □□□□□□□□
7. □ istep □□□□□□□□□□□□□□□ hostboot □□□□
8. istep 21.03 □□□□□□□□ payload(skiboot,OPAL);+
9. □□ payload(skiboot,OPAL)□

□ core-skiboot

1. □□□□□□□□□C2000 □□ skiboot □□□□□□□
2. □ thread □□ skiboot □□□□□□□□□□□□ relocate □□□□□ thread □ □□□
3. □ thread □□ boot flag=1,□□□□ thread □□□□
4. □ thread □□ main cpu entry,□□ thread □□□ secondary cpu entry;
5. □□□ uart(console);
6. □□□ skiboot □□□□□□□□/□□□□□□
7. □□ skiboot □□□□□□□□□
8. □□□ opal call table;
9. □□ hostboot □□□□ device tree □ HDAT;
10. □□ DT □□□ SCOM/eSPI(LPC):
11. □□ DT □□□□□□□□□□□□C2000 □ DIMM □□□□□□□□□□
12. □□ DT □□□ homer□C2000 □□□□□□□□□
13. □□ DT □□□□□□□ CPU(thread);
14. □ opal □□□□ DT;
15. □□□□□□□□□□□□□□□□
16. □□□□□□□□□□ BMC □□□ ipmi/BT/UART;

17.□□□□□□□□□□GIC□□

18.□□□□□ CPU□thread□□□□□□□□

19.□□ sreset□□□□ CPU □□□□□□□

20.□□□ TOD□□□ TOD □□□

21.□□□ sensor □□□ OPAL □□□

22.□□□□□□□□□□

23.NV □□□□

24.□□□□□jiayu□□□□□

25.□□□□□TPM□□□□□

26.□□□ opal console(UART)□□□

1. PCIE HB □□□□ PCIE □□□ (RC □□□□CXL □ PCIe □□□device tree □□□□□)

28.PCIE SLOT □□□□

29.□□□□□□□□

30.□□□□□□□□□

31.□□□□□□□□ zImage(boot loader □□□ petitboot);

32.□□ boot loader □□□

image-20240704111929075

image-20240704111945789

CMN OCM(on chip memory) □ L3 cache□□□□ DDR □□□□□□□□□□□□□□□□□□ Intel □ cache as ram □□□

□ OCM □□ memory □□□□□□CMN OCM(on chip memory) □□□□ 28*2=56M □□□□□□□□□□□□□□□□□□ 3/4□□□□□ □□ 32M□

□□□□□

SCP ram □□□ DDR training□□□□□□ OCM □□□□ flash □□□□□□□□ DDR □□□□□

□□□□□ OCM □□□□□□□□□□ SNF □□□□□

□□□□□

SCP □□□ OCM □□□SCP RAM □ hostboot □□ OCM □□□□□skiboot □□□□□ OCM □□□□□ skiboot □□□ ddr training□□□□□□□□ DDR□□□ OCM□□□ OCM□□□ cache □□□

hostboot □□ skiboot □□ 0x800 0000 □□

32M □□□□□□ 0x200 0000, □ skiboot □□□□□□□□ 0x3000 0000 □□□□□□□□ OCM□□□□□□□□□□□□□□□□□□ 0x0□□□ □□□ 0x0 □□□□

RISC-V □□□□□□□

□□

Firmware □□□□□□□□

image-20240711102511545

ARM64 vs RISC-V

image-20240711103010418

uboot □□□□□□□ EDK2□□□□ PEI □□□□□□□□ DXE □□□□□

image-20240711103301123

□□□□□□□□

ZSBL: SCP ROM

FSBL: SCP RAM

image-20240711105826248

Cache as RAM & On chip memory

□□

□□□□□□□□□□□□□□□□□

x86 □□□ Cache as RAM, CAR;

ARM □□□□ On Chip Memory□OCM□

□□□□□□□□□□ DDR □□□□□□□□□□□ cache □□ RAM□□□□ C □□□□□

CAR

EDK2 System Table

image-20240729101921741

MdeModulePkg\Core\Dxe\DxeMain\DxeMain.c

```
  //
  // Allocate the EFI System Table and EFI Runtime Service Table from
EfiRuntimeServicesData
  // Use the templates to initialize the contents of the EFI System Table and EFI
Runtime Services Table
  //
  gDxeCoreST = AllocateRuntimeCopyPool (sizeof (EFI_SYSTEM_TABLE),
&mEfiSystemTableTemplate);
  ASSERT (gDxeCoreST != NULL);

  gDxeCoreRT = AllocateRuntimeCopyPool (sizeof (EFI_RUNTIME_SERVICES),
&mEfiRuntimeServicesTableTemplate);
  ASSERT (gDxeCoreRT != NULL);

  gDxeCoreST->RuntimeServices = gDxeCoreRT;
```

```
///
/// EFI System Table
///
typedef struct {
  ///
  /// The table header for the EFI System Table.
  ///
  EFI_TABLE_HEADER                Hdr;
  ///
  /// A pointer to a null terminated string that identifies the vendor
  /// that produces the system firmware for the platform.
  ///
  CHAR16                          *FirmwareVendor;
  ///
  /// A firmware vendor specific value that identifies the revision
  /// of the system firmware for the platform.
  ///
  UINT32                          FirmwareRevision;
  ///
  /// The handle for the active console input device. This handle must support
  /// EFI_SIMPLE_TEXT_INPUT_PROTOCOL and EFI_SIMPLE_TEXT_INPUT_EX_PROTOCOL.
  ///
  EFI_HANDLE                      ConsoleInHandle;
  ///
  /// A pointer to the EFI_SIMPLE_TEXT_INPUT_PROTOCOL interface that is
```

```
  /// associated with ConsoleInHandle.
  ///
  EFI_SIMPLE_TEXT_INPUT_PROTOCOL    *ConIn;
  ///
  /// The handle for the active console output device.
  ///
  EFI_HANDLE                        ConsoleOutHandle;
  ///
  /// A pointer to the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL interface
  /// that is associated with ConsoleOutHandle.
  ///
  EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL   *ConOut;
  ///
  /// The handle for the active standard error console device.
  /// This handle must support the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL.
  ///
  EFI_HANDLE                        StandardErrorHandle;
  ///
  /// A pointer to the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL interface
  /// that is associated with StandardErrorHandle.
  ///
  EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL   *StdErr;
  ///
  /// A pointer to the EFI Runtime Services Table.
  ///
  EFI_RUNTIME_SERVICES              *RuntimeServices;
  ///
  /// A pointer to the EFI Boot Services Table.
  ///
  EFI_BOOT_SERVICES                 *BootServices;
  ///
  /// The number of system configuration tables in the buffer ConfigurationTable.
  ///
  UINTN                             NumberOfTableEntries;
  ///
  /// A pointer to the system configuration tables.
  /// The number of entries in the table is NumberOfTableEntries.
  ///
  EFI_CONFIGURATION_TABLE           *ConfigurationTable;
} EFI_SYSTEM_TABLE;
```

EDK2 Event

[toc]

UEFI

 intel 8253/8254 PC IC MSC8051,

 Timer cpu

 PC/AT UEFI 8254 Timer mode 3 1.1931816MHz tick mTimerPeriod 1ms10000 tick =10000*100ns CPU IRQ0 0 OUT pin 8259 IRQ0 CPU Timer

 cpu archprotocol Legacy8259Protocol,cpu IDT Timer TimerInterruptHandler

Timer

 Timer

1.

2.

3.

4. Timer CoreTimerTick(mTimerPeriod)/CoreTimerTick(100ms) TimerArchprotocol install EVT _NOTIFY _SIGNAL Event

5. Sytem time mEfiSystemTime =mEfiSystemTime+ 1Tick(100ms)

6. timer event list event BS->SignalEvent signal

BS->SignalEvent—>CoreNotifyEvent–>CoreRestoreTpl–>CoreDispatchEventNotifies–>A. EVT _NOTIFY _SIGNAL countEvent->SignalCount = 0 Event->NotifyFunction (Event, Event->NotifyContext) Tpl gEventPending mask bit event

7.

8.

1. gEventQueue— A list of event’s to notify for each priority level
2. mEfiTimerList—- timer event

3. gEventSignalQueue —□□□□ A list of events to signal based on EventGroup type

4. □□ EVT _NOTIFY _WAIT □□□ event□□□□□ BS-> **CoreCheckEvent**->CoreNotifyEvent–>CoreRestoreTpl–>CoreDispatchEventNotifies □□□□□□□□□ gEventQueue □□ IEvent □□□□

gEventPending □□□□□□□ gEventQueue □□□□□□□□□□□□□□□□□□□□□□□□□□□□□ 1□□□□ 0□

gEventPending □□□ 32 □□□□□□□□ 1 □□□□□□□□□□□□□□□□□□□

□□□ x86 □□□□□□□□□□□□IRQ□□□□□□□□□□□□□□□□

- IRQ0: □□□□□□□□□□□□□□□□□□□□□□□□□□□□
- IRQ1: □□
- IRQ2: □□□□□□□□□□□□□□□□
- IRQ3: □□□□ 2□COM2□
- IRQ4: □□□□ 1□COM1□
- IRQ5: □□□□□□□□□□
- IRQ6: □□□□□
- IRQ7: □□□□ 1□LPT1□
- □□ IRQ □□□□□□□□□□□□□□□□□□□□□□□□□□□□

event □□□

```
//
// Task priority level
//
#define TPL_APPLICATION       4
#define TPL_CALLBACK          8
#define TPL_NOTIFY            16
#define TPL_HIGH_LEVEL        31
```

31 □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□□□□□

image-20240716144753316

□ DXE main □□□□

```
  //
  // Initialize the Event Services
  //
  Status = CoreInitializeEventServices ();

...

  //
  // Register for the GUIDs of the Architectural Protocols, so the rest of the
```

```
  // EFI Boot Services and EFI Runtime Services tables can be filled in.
  // Also register for the GUIDs of optional protocols.
  //
  CoreNotifyOnProtocolInstallation ();
```

□□□□□□□□□□□□□□□ event □□□□□□□□□□□□□□□□□□□□□□□□

□□□□□□□□□□□

```
/**
  Called by the platform code to process a tick.

  @param  Duration              The number of 100ns elapsed since the last call
                                to TimerTick

**/
VOID
EFIAPI
CoreTimerTick (
  IN UINT64   Duration
  )
{
  IEVENT          *Event;

  //
  // Check runtiem flag in case there are ticks while exiting boot services
  //
  CoreAcquireLock (&mEfiSystemTimeLock);

  //
  // Update the system time
  //
  mEfiSystemTime += Duration;

  //
  // If the head of the list is expired, fire the timer event
  // to process it
  //
  if (!IsListEmpty (&mEfiTimerList)) {
    Event = CR (mEfiTimerList.ForwardLink, IEVENT, Timer.Link, EVENT_SIGNATURE);

    if (Event->Timer.TriggerTime <= mEfiSystemTime) {
      CoreSignalEvent (mEfiCheckTimerEvent);
    }
  }

  CoreReleaseLock (&mEfiSystemTimeLock);
}
```

□□□□□□□□□□□□□□□□□ timer □□□ event□□□□□□□□□□□□

```
/**
  Initializes "event" support.

  @retval EFI_SUCCESS           Always return success

**/
EFI_STATUS
CoreInitializeEventServices (
  VOID
  )
{
  UINTN        Index;

  for (Index=0; Index <= TPL_HIGH_LEVEL; Index++) {
    InitializeListHead (&gEventQueue[Index]);
  }

  CoreInitializeTimer ();

  CoreCreateEventEx (
    EVT_NOTIFY_SIGNAL,
    TPL_NOTIFY,
    EfiEventEmptyFunction,
    NULL,
    &gIdleLoopEventGuid,
    &gIdleLoopEvent
    );

  return EFI_SUCCESS;
}
```

- □□□□□□□ gEventQueue— □□□□□□□A list of event's to notify for each priority level
- CoreInitializeTimer □□□□□□

```
/**
  Initializes timer support.

**/
VOID
CoreInitializeTimer (
  VOID
  )
{
  EFI_STATUS  Status;

  Status = CoreCreateEventInternal (
             EVT_NOTIFY_SIGNAL,
```

```
            TPL_HIGH_LEVEL - 1,
            CoreCheckTimers,
            NULL,
            NULL,
            &mEfiCheckTimerEvent
            );
  ASSERT_EFI_ERROR (Status);
}
```

□□□□□□□□□

```
#include <Uefi.h>
#include <Library/UefiBootServicesTableLib.h>
#include <Library/UefiLib.h>

EFI_EVENT TimerEvent;
EFI_EVENT ExitBootServicesEvent;
BOOLEAN TimerTriggered = FALSE;

VOID EFIAPI TimerEventHandler(
    IN EFI_EVENT Event,
    IN VOID *Context
) {
    TimerTriggered = TRUE;
    Print(L"Timer event triggered!\n");
}

EFI_STATUS
EFIAPI
UefiMain(
    IN EFI_HANDLE ImageHandle,
    IN EFI_SYSTEM_TABLE *SystemTable
) {
    EFI_STATUS Status;

    // 创创创创创创创创创创创创创创创 10000000 100ns (1 创)创创创
    Status = gBS->CreateEvent(
        EVT_TIMER | EVT_NOTIFY_SIGNAL,
        TPL_CALLBACK,
        TimerEventHandler,
        NULL,
        &TimerEvent
    );
    if (EFI_ERROR(Status)) {
        Print(L"Failed to create event: %r\n", Status);
        return Status;
    }
```

```
    // □□□□□□□1 □□□□□
    Status = gBS->SetTimer(
        TimerEvent,
        TimerRelative,
        10000000 // 100ns □□□10000000 = 1□
    );
    if (EFI_ERROR(Status)) {
        Print(L"Failed to set timer: %r\n", Status);
        gBS->CloseEvent(TimerEvent);
        return Status;
    }

    // □□□□□□□
    while (!TimerTriggered) {
        gBS->Stall(100000); // □□ 100ms
    }

    // □□
    gBS->CloseEvent(TimerEvent);

    return EFI_SUCCESS;
}
```

□□□□□□□□□□□□□□1 □□□□□

□□□□□ gBS->CreateEvent □□□□□□□□□□□□□□□□□□□□□□□□□□

```
typedef struct {
    UINT32 Type;
    EFI_TPL NotifyTpl;
    EFI_EVENT_NOTIFY NotifyFunction;
    VOID *NotifyContext;
    BOOLEAN Triggered;
} EFI_EVENT_INTERNAL;

EFI_STATUS
EFIAPI
CreateEvent (
    IN UINT32 Type,
    IN EFI_TPL NotifyTpl,
    IN EFI_EVENT_NOTIFY NotifyFunction,
    IN VOID *NotifyContext,
    OUT EFI_EVENT *Event
) {
    EFI_STATUS Status;
    EFI_EVENT_INTERNAL *NewEvent;

    // □□□□
```

```
    if (Event == NULL || (Type & EVT_NOTIFY_SIGNAL && NotifyFunction == NULL)) {
        return EFI_INVALID_PARAMETER;
    }

    // □□□□
    NewEvent = AllocateZeroPool(sizeof(EFI_EVENT_INTERNAL));
    if (NewEvent == NULL) {
        return EFI_OUT_OF_RESOURCES;
    }

    // □□□□□□□□
    NewEvent->Type = Type;
    NewEvent->NotifyTpl = NotifyTpl;
    NewEvent->NotifyFunction = NotifyFunction;
    NewEvent->NotifyContext = NotifyContext;
    NewEvent->Triggered = FALSE;

    // □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
    Status = RegisterEvent(NewEvent);
    if (EFI_ERROR(Status)) {
        FreePool(NewEvent);
        return Status;
    }

    // □□□□□□□
    *Event = (EFI_EVENT)NewEvent;

    return EFI_SUCCESS;
}
```

□□□□□□□□□□□□□□□□□□□□□□ event □□□□□□□□

□ event □□□□□□□□

```
  if ((Type & EVT_NOTIFY_SIGNAL) != 0x00000000) {
    //
    // The Event's NotifyFunction must be queued whenever the event is signaled
    //
    InsertHeadList (&gEventSignalQueue, &IEvent->SignalLink);
  }
```

□□□□□□□□□□□□□□□□ 32 □□ bitmap □□□□ 1□□□□□□□□□□□

□□

SignalEvent □□□□□ event □□□□□□□□□□□□ 32 □□□□□□□□□□□□□□□□□□

```
/**
  Signals the event.  Queues the event to be notified if needed.
```

```
  @param  UserEvent             The event to signal .

  @retval EFI_INVALID_PARAMETER  Parameters are not valid.
  @retval EFI_SUCCESS            The event was signaled.

**/
EFI_STATUS
EFIAPI
CoreSignalEvent (
  IN EFI_EVENT    UserEvent
  )
/**
  Queues the event's notification function to fire.

  @param  Event                 The Event to notify

**/
VOID
CoreNotifyEvent (
  IN  IEVENT      *Event
  )
{

  //
  // Event database must be locked
  //
  ASSERT_LOCKED (&gEventQueueLock);

  //
  // If the event is queued somewhere, remove it
  //

  if (Event->NotifyLink.ForwardLink != NULL) {
    RemoveEntryList (&Event->NotifyLink);
    Event->NotifyLink.ForwardLink = NULL;
  }

  //
  // Queue the event to the pending notification list
  //

  InsertTailList (&gEventQueue[Event->NotifyTpl], &Event->NotifyLink);
  gEventPending |= (UINTN)(1 << Event->NotifyTpl);
}
```

[illegible]

Duang[illegible]CoreTimerTick [illegible] TPL[illegible] restore TPL[illegible]

[illegible] timer [illegible] event[illegible]mEfiTimerList[illegible]

[illegible] TPL [illegible]

```
  while (gEventPending != 0)
{
    PendingTpl = (UINTN) HighBitSet64 (gEventPending);
    if (PendingTpl <= NewTpl) {
      break;
    }
    gEfiCurrentTpl = PendingTpl;
    if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {
      CoreSetInterruptState (TRUE);
    }
    CoreDispatchEventNotifies (gEfiCurrentTpl);
    //创创 gEventQueue [gEfiCurrentTpl]创创创创创 event 创 Notification 创创
  }
```

[illegible]gEventPending [illegible] 32 [illegible] 1 [illegible]

[illegible]

1. [illegible]
2. [illegible] TPL [illegible] TPL [illegible] 16[illegible] 17[illegible] 16 [illegible] TPL [illegible] 17 [illegible]
3. [illegible] pending [illegible] pending [illegible] TPL [illegible] 16[illegible] 15[illegible] 16 [illegible]

[illegible]——[illegible]

[illegible] waitforevent [illegible] 4[illegible] 10ms [illegible] 31[illegible] RestoreTpl [illegible] 4, [illegible] 31 [illegible] 4 [illegible] 30 [illegible] 5 [illegible] 4 [illegible]

CoreTimerTick [illegible]

```
/**
  Lowers the task priority to the previous value.   If the new
  priority unmasks events at a higher priority, they are dispatched.

  @param  NewTpl  New, lower, task priority

**/
VOID
EFIAPI
CoreRestoreTpl (
```

```
  IN EFI_TPL NewTpl
  )
```

□□□□□

```
{
  EFI_TPL     OldTpl;
  EFI_TPL     PendingTpl;
```

- OldTpl: □□□□□□□□□□□□
- PendingTpl: □□□□□□□□□□□□□□□□□□

□□□□□□□

```
  OldTpl = gEfiCurrentTpl;
  if (NewTpl > OldTpl) {
    DEBUG ((EFI_D_ERROR, "FATAL ERROR - RestoreTpl with NewTpl(0x%x) > OldTpl(0x%x)\n",
NewTpl, OldTpl));
    ASSERT (FALSE);
  }
  ASSERT (VALID_TPL (NewTpl));
```

- OldTpl = gEfiCurrentTpl: □□□□□□□□□□□□
- □□ NewTpl □□□□□□□□□□□□□□□□□□□□□□ NewTpl □□ OldTpl□□□□□□□□□□□□□□□□□

□□□□□□□

```
  if (OldTpl >= TPL_HIGH_LEVEL  &&  NewTpl < TPL_HIGH_LEVEL) {
    gEfiCurrentTpl = TPL_HIGH_LEVEL;
  }
```

- □□□□□□□□□□□□□□□TPL_HIGH_LEVEL□□□□□□□□□□□□□□□ TPL_HIGH_LEVEL□□□□□□□□□□□□□ TPL_HIGH_LEVEL□□□□□ □□□□□□□

□□□□□□□□

```
  while (gEventPending != 0) {
    PendingTpl = (UINTN) HighBitSet64 (gEventPending);
    if (PendingTpl <= NewTpl) {
      break;
    }

    gEfiCurrentTpl = PendingTpl;
    if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {
      CoreSetInterruptState (TRUE);
    }
```

```
    CoreDispatchEventNotifies (gEfiCurrentTpl);
  }
```

- while (gEventPending != 0): □□□□□□□□□□□□□□□
- PendingTpl = (UINTN) HighBitSet64 (gEventPending): □□□□□□□□□□□□□□□
- □□ PendingTpl □□□□□ NewTpl□□□□□□□
- □□□□□□□□ PendingTpl□□□□□□□□ TPL_HIGH_LEVEL □□□□□□
- □□ CoreDispatchEventNotifies □□□□□□□□□□□□

□□□□□□□□□□□□□□□

```
  gEfiCurrentTpl = NewTpl;

  if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {
    CoreSetInterruptState (TRUE);
  }

}
```

- □□□□□□□□□□□□□□ NewTpl□
- □□□□□□□□□□ TPL_HIGH_LEVEL□□□□□□□□□□□

CoreDispatchEventNotifies □□□□

```
/**
  Dispatches all pending events.

  @param  Priority              The task priority level of event notifications
                                to dispatch

**/
VOID
CoreDispatchEventNotifies (
  IN EFI_TPL      Priority
  )
```

□□□□□

```
{
  IEVENT          *Event;
  LIST_ENTRY      *Head;
```

- Event: □□□□□□□□□□□□
- Head: □□□□□□□□□□□□□□□□□

□□□□□□□□

```
  CoreAcquireEventLock ();
  ASSERT (gEventQueueLock.OwnerTpl == Priority);
  Head = &gEventQueue[Priority];
```

- CoreAcquireEventLock ():□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
- ASSERT (gEventQueueLock.OwnerTpl == Priority):□□□□□□□□□□□□□□□□□□□□□□□□
- Head = &gEventQueue[Priority]:□□□□□□□□□□□□□□□□□□

□□□□□□□□□

```
  while (!IsListEmpty (Head)) {

    Event = CR (Head->ForwardLink, IEVENT, NotifyLink, EVENT_SIGNATURE);
    RemoveEntryList (&Event->NotifyLink);

    Event->NotifyLink.ForwardLink = NULL;
```

- while (!IsListEmpty (Head)):□□□□□□□□□□□□□□□□□□□□□□□□□□
- Event = CR (Head->ForwardLink, IEVENT, NotifyLink, EVENT_SIGNATURE):□□□□□□□□□□□□□□□□
- RemoveEntryList (&Event->NotifyLink):□□□□□□□□□□□□
- Event->NotifyLink.ForwardLink = NULL:□□□□□□□□□□□□□□□□□□

□□ SIGNAL □□□□

```
    if ((Event->Type & EVT_NOTIFY_SIGNAL) != 0) {
      Event->SignalCount = 0;
    }
```

- □□□□□□□□□ EVT_NOTIFY_SIGNAL□□□□□ SignalCount□□□□□□□□□□□□

□□□□□□□□□□□□□□□□□□

```
    CoreReleaseEventLock ();

    ASSERT (Event->NotifyFunction != NULL);
    Event->NotifyFunction (Event, Event->NotifyContext);
```

- CoreReleaseEventLock ():□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
- ASSERT (Event->NotifyFunction != NULL):□□□□□□□□□□□□□□□□□□
- Event->NotifyFunction (Event, Event->NotifyContext):□□□□□□□□□□□□□□□□□□□□

□□□□□□□□□□□□□□□□□□

```
    CoreAcquireEventLock ();
  }
```

- CoreAcquireEventLock ():□□□□□□□□□□□□□□□□□□□□□□□□□□□□

[illegible]

```
  gEventPending &= ~(UINTN)(1 << Priority);
  CoreReleaseEventLock ();
}
```

- `gEventPending &= ~(UINTN)(1 << Priority)`: [illegible]
- `CoreReleaseEventLock ()`: [illegible]

[illegible]

- [illegible] 31TPL[illegible]
-

[illegible]

Blog

Blog

EDK2 Memory Map

GetMemoryMap

https://blog.csdn.net/xiaopangzi313/article/details/109928878

https://www.lab-z.com/stu5/

OS

FreeRTOS

[TOC]

1. Determinism

RTOS RTOS

2. Low Latency

RTOS

3. Priority Scheduling

RTOS CPU Priority Preemptive Scheduling
Round-Robin Scheduling

4. Interrupt Handling

RTOS ISR

5. Time Management

RTOS

6. Resource Management

RTOS

**Linux **

**1. **

- Linux
- Linux

2.

- Linux CPU Linux SCHED _FIFO SCHED _RR
- Linux

3.

- Linux
- **Swapping** Linux

4.

- Linux
-

5.

- Linux CPU
-

6.

- **vs** Linux Linux

ACPI

ACPI Introduction and Overview

[toc]

History of ACPI

ACPI 1990 Phoenix ACPI BIOS(BIOS)
BIOS BIOS/(I/O)
(plug and play) BIOS

BIOS

ACPI

What is ACPI?

ACPI (BIOS)

ACPI (BIOS)
" 1"

image-20240729095600016

ACPI (data table)(definition block)
" 2"

image-20240729095720716

ASL(ACPI Source Language) ASL ACPI ASL ASL
AML(ACPI) AML ACPI AML " 3"

image-20240729095803629

AML AML
/I/OPCI "" AML

"ACPI " ACPI ACPI
(PCI USB) ACPI
ACPI ACPI ACPI

_HID ()ACPI _ADR ()ACPI
ACPI _ADR ACPI
ACPI

PCI PCI ACPI ACPI PCI

ACPI ACPI ACPI

ACPI initialization

ACPI "4"

image-20240729100047387

ACPI (XSDT)
ACPI ACPI XSDT ACPI (FADT)
FADT ACPI (DSDT)

ACPI DSDT ACPI XSDT (SSDT)ACPI

ACPI _HID

image-20240729100840760

ACPI EDK2

system table -> system configuration table -> ACPI table

system table OS OS

ACPI table system configuration table entryentry GUID

```
///
/// Contains a set of GUID/pointer pairs comprised of the ConfigurationTable field in
the
/// EFI System Table.
///
typedef struct {
  ///
  /// The 128-bit GUID value that uniquely identifies the system configuration table.
  ///
  EFI_GUID                          VendorGuid;
  ///
  /// A pointer to the table associated with VendorGuid.
  ///
  VOID                              *VendorTable;
} EFI_CONFIGURATION_TABLE;
```

ACPI GUID `MdePkg\Include\Guid\Acpi.h`

```
#define ACPI_TABLE_GUID \
  { \
    0xeb9d2d30, 0x2d88, 0x11d3, {0x9a, 0x16, 0x0, 0x90, 0x27, 0x3f, 0xc1, 0x4d } \
  }
```

```
#define EFI_ACPI_TABLE_GUID \
  { \
    0x8868e871, 0xe4f1, 0x11d3, {0xbc, 0x22, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81 } \
  }

#define ACPI_10_TABLE_GUID     ACPI_TABLE_GUID

//
// ACPI 2.0 or newer tables should use EFI_ACPI_TABLE_GUID.
//
#define EFI_ACPI_20_TABLE_GUID EFI_ACPI_TABLE_GUID

extern EFI_GUID gEfiAcpiTableGuid;
extern EFI_GUID gEfiAcpi10TableGuid;
extern EFI_GUID gEfiAcpi20TableGuid;
```

ACPI table □□

□□ 1.0 □ 2.0 □□□

image-20240729163134162

image-20240729103538772

image-20240729103136631

□ ACPI table entry □□□□□□ RSDP □□□□RSDP □□□□□□□□□□□□□□□□□□□□ XSDT□

RSDT □ XSDT □□

□□□□□

- RSDT □□ 32 □□□□□□□□□□ 4GB □□□□□□ ACPI □□
- XSDT □□ 64 □□□□□□□□□□□□□□□□□□□□ 64 □□□□

□□□□

- RSDT □ ACPI 1.0 □□□□□□□□ 32 □□□□
- XSDT □ ACPI 2.0 □□□□□□□□ 64 □□□□□□□□□□□□□□□ 32 □□□□

□□□□

- RSDT □□□□□□ 32 □□□□□□□□
- XSDT □□□□□□ 64 □□□□□□□□

Linux Kernel □□□□ ACPI

□□□□□□□□□□□□□□□□□□□□ ACPI □□

□□ ACPI table

□□□□□□□ ACPI table□□ XSDT □□□□□ 36 □ entry□□□ RSDP□XSDT□FADT□Fixed ACPI Description Table□□ DSDT□Differentiated System Description Table□□FACS□Firmware ACPI Control Structure□□□□□□□□□□□□ □□

```
Signature "XSDT"
Length  0x00000144 (324)
Revision  0x01 (1)
Checksum  0x34 (52)
OEM ID  "LENOVO"
OEM Table ID  "CB-01   "
OEM Revision  0x00000001 (1)
Creator ID  "    "
Creator Revision  0x01000013 (16777235)
Entry0  0x0000000044BC3000 (FACP)
Entry1  0x0000000044B2E000 (UEFI)
Entry2  0x0000000044BF3000 (SSDT)
Entry3  0x0000000044BF2000 (SSDT)
Entry4  0x0000000044BEC000 (SSDT)
Entry5  0x0000000044BE8000 (SSDT)
Entry6  0x0000000044BE4000 (SSDT)
Entry7  0x0000000044BD6000 (SSDT)
Entry8  0x0000000044BD5000 (SSDT)
Entry9  0x0000000044BD4000 (TPM2)
Entry10 0x0000000044BD3000 (SSDT)
Entry11 0x0000000044BD2000 (SSDT)
Entry12 0x0000000044BD1000 (MSDM)
Entry13 0x0000000044BCF000 (SSDT)
Entry14 0x0000000044BCE000 (LPIT)
Entry15 0x0000000044BCD000 (WSMT)
Entry16 0x0000000044BCC000 (SSDT)
Entry17 0x0000000044BC9000 (SSDT)
Entry18 0x0000000044BC8000 (DBGP)
Entry19 0x0000000044BC7000 (DBG2)
Entry20 0x0000000044BC4000 (NHLT)
Entry21 0x0000000044BFD000 (ECDT)
Entry22 0x0000000044BC2000 (HPET)
Entry23 0x0000000044BC1000 (APIC)
Entry24 0x0000000044BC0000 (MCFG)
Entry25 0x0000000044B58000 (SSDT)
Entry26 0x0000000044B56000 (SSDT)
Entry27 0x0000000044B55000 ($H2O)
Entry28 0x0000000044B54000 (DMAR)
Entry29 0x0000000044B53000 (SSDT)
Entry30 0x0000000044B4F000 (SSDT)
Entry31 0x0000000044B4B000 (SSDT)
```

```
Entry32 0x0000000044B4A000 (SSDT)
Entry33 0x0000000044B49000 (FPDT)
Entry34 0x0000000044B48000 (BGRT)
Entry35 0x0000000044B47000 (PHAT)
```

RSDP□Root System Description Pointer□

- □□□□ RSDT □ XSDT □□
- □□□□□□□□□□□□□□□

RSDT□Root System Description Table□□ XSDT□Extended System Description Table□

- □□□□□□□ ACPI □□□□□
- RSDT □□ 32 □□□□XSDT □□ 64 □□□□

FADT□Fixed ACPI Description Table□

- □□□□□□□□□□□□□
- □□□□□□□□□□□□□□□□□□□□□□

DSDT□Differentiated System Description Table□

- □□□□□□□□□□□□□□□□□□AML □□□□
- □□□□□□□□□□□□□□□□□□□

FACS□Firmware ACPI Control Structure□

- □□□□□□□□□□□□□□□□□□□
- □□□□□□□□□□□□□□□□□□□

□ Memory □□□ ACPI table

□□□□□□□□ ACPI □□ `SRAT`□System Resource Affinity Table□□ `SLIT`□System Locality Information Table□□□ □□□□□□□□

MCFG□Memory Configuration Table□

- MCFG □□□□□□□□□□□□□□□□□□□□□□□□ ACPI □□□□□□□□□□□□ DRAM□Dynamic Random Access Memory□□□□ □□□□□□□□□□ MMIO□Memory-Mapped I/O□□□□□□□□/□□□□□□□□□□□□□□□□□□□□□□□ MCFG □□□□□□□□□□□□□□□ □□ DRAM□□□□□□□□□□□□□□□□□□□□ MMIO□□□□□□□□□□□□□□□

SRAT□System Resource Affinity Table□

`SRAT` □□□□□□□□□□CPU □ I/O □□□□□□□□□□□□□□□□□□□□□□ NUMA□Non-Uniform Memory Access□□□□□□□□□□□□ □□□□□`SRAT` □□□□□□□□□□

- □□□□□□□□□□□
- □□□□□□□□□□□□□□□□
- □□ CPU □□□□□□□□
- I/O □□□□□□□□□□□□

SRAT

```
struct ACPI_TABLE_SRAT {
    struct ACPI_TABLE_HEADER Header;     // ACPI
    uint32_t Reserved1;                  //
    uint64_t Reserved2;                  //
    struct ACPI_SRAT_ENTRY Entries[];    //
};

struct ACPI_SRAT_ENTRY {
    uint8_t Type;                        // CPU
    uint8_t Length;                      //
    // Type
};

//
struct ACPI_SRAT_MEM_AFFINITY {
    uint8_t Type;                        // 0x01
    uint8_t Length;                      //
    uint32_t ProximityDomain;            //
    uint16_t Reserved1;                  //
    uint16_t Flags;                      //
    uint64_t BaseAddress;                //
    uint64_t Length;                     //
    uint32_t Reserved2;                  //
    uint32_t Reserved3;                  //
};
```

SLIT（System Locality Information Table）

SLIT SLIT

```
struct ACPI_TABLE_SLIT {
    struct ACPI_TABLE_HEADER Header;     // ACPI
    uint64_t LocalityCount;              //
    uint8_t Entry[];                     //
};
```

5 CXL ACPI table

CEDT 5 ACPI CXL Early Discovery Table（CXL

CEDT CXL CXL CXL

CEDT

CEDT CXL CXL CXL CXL

CEDT □□□□

CEDT □□□□□□□□□□□□ CXL □□□□□□□□□□□□□□□□□□□□□□□Entries□□

1. **CXL Host Bridge Structure**□□□□ CXL □□□□□□□□□□□□□□□□□□□□□□□□□
2. **CXL Device Structure**□□□□□□ CXL □□□□□□□□□ ID□□□□□□□□□□□□
3. **CXL Switch Structure**□□□□□□□ CXL □□□□Switch□□□□□□□□□□□□□□□□□□

□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□ CXL □□□□□□□□ CXL □□□□□□□□□□□□□□

CEDT □□

```c
struct cedt_header {
    uint32_t signature;    // 'CEDT'
    uint32_t length;       // Length of the entire table
    uint8_t revision;      // Revision of the CEDT table
    uint8_t checksum;      // Checksum of the entire table
    char oem_id[6];        // OEM ID
    char oem_table_id[8];  // OEM Table ID
    uint32_t oem_revision; // OEM Revision
    uint32_t creator_id;   // Creator ID
    uint32_t creator_rev;  // Creator Revision
};

struct cxl_host_bridge {
    uint16_t type;         // Entry type (CXL Host Bridge)
    uint16_t length;       // Length of this entry
    uint32_t host_bridge_id; // Host Bridge ID
    // Additional fields specific to the CXL Host Bridge
};

struct cxl_device {
    uint16_t type;         // Entry type (CXL Device)
    uint16_t length;       // Length of this entry
    uint32_t device_id;    // Device ID
    // Additional fields specific to the CXL Device
};

// Main CEDT Table containing multiple entries
struct cedt_table {
    struct cedt_header header;
    struct cxl_host_bridge host_bridge;
    struct cxl_device device;
    // Other entries as needed
};
```

□□□□

□□□□□□□ DSDT □ SSDT □□

ACPI □□□ namespace□□□□□□□□

image-20240729161807074

image-20240729161816008

□□□□□ table

asl □□□ aml □□□aml □□□ raw□raw □□□ ffs

□ ffs □□□ aml □□□□□ memory □□□□□□ protocol □ install□

```
// Example SSDT: SSDT_MYCUSTOM.aml

DefinitionBlock ("SSDT_MYCUSTOM.aml", "SSDT", 1, "YOURID", "YOURID", 1)
{
    // Insert your ACPI table content here
    // Example:
    Method (_STA, 0, NotSerialized)  // _STA: Status
    {
        Return (0x0F) // indicate device is present and working
    }
}
```

1. **DefinitionBlock**□- `DefinitionBlock` □□□□ ACPI □□□□□□□□□□□□□□□□□□□`SSDT_MYCUSTOM.aml`□□□□□□ □`SSDT` □□ Secondary System Description Table□ACPI □□□□□1□OEM ID□`"YOURID"`□OEM □□ ID □`"YOURID"`□
2. **Method (_STA)**□- □ ACPI □□□□□□□□□□□□□□□□□□□□`Method (_STA, 0, NotSerialized)` □□□□□□□ `_STA` □□□□□□□□□0□□□□□□□□□□□□`NotSerialized`□

- `_STA` □□□□□□□□□□□□□□□□□□□□`Return (0x0F)` □□□□□□□□□□□0x0F□□□□□□□□□□□□□□□□□□

EDK2 protocol

Status = gBS->LocateProtocol (&gEfiAcpiTableProtocolGuid, NULL, (VOID **) &AcpiTable);

Status = AcpiTable->InstallAcpiTable (AcpiTable, Table, TableSize, &TableKey); □□□ uninstall□□□□□ ACPI table□

□□□□□□□ table□□□□□□□□□□□□□□□□□□□□ device tree □□□

□□

https://www.nirsoft.net/utils/firmware _tables _view.html

RW

UEFI Shell □ https://acpica.org/downloads/uefi-support

acpi windwos tool download link: `https://acpica.org/downloads/binary-tools`

UEFI Shell □ https://github.com/andreiw/UefiToolsPkg/tree/master/Applications

UEFI Shell □□□ acpiview from UefiShellAcpiViewCommandLib.inf

□□□

Advanced Configuration and Power Interface (ACPI) Introduction and Overview

□□□□□□□□□(ACPI)□□

ACPI Spec

https://www.lab-z.com/revmem/

ACPI Source Language (ASL) Tutorial

CEDT

[toc]

CEDT [illegible] ACPI [illegible] CXL Early Discovery Table[illegible]CXL [illegible]

CEDT [illegible] CXL [illegible] CXL [illegible]

CEDT [illegible]

CEDT [illegible] CXL [illegible] CXL [illegible] CXL [illegible]

CEDT [illegible]

CEDT [illegible] CXL [illegible]Entries[illegible]

1. **CXL Host Bridge Structure**[illegible] CXL [illegible]
2. **CXL Device Structure**[illegible] CXL [illegible] ID[illegible]
3. **CXL Switch Structure**[illegible] CXL [illegible]Switch[illegible]

[illegible] CXL [illegible] CXL [illegible]

CEDT [illegible]

image-20240729154011756

image-20240729154518068

```
#define INTERLEAVE_TARGETS  1

#pragma pack (1)

typedef struct {
  EFI_ACPI_CEDT_CFMWS_STRUCTURE  Cfmws;
  UINT32  InterleaveTarget[INTERLEAVE_TARGETS];
} EFI_ACPI_CEDT_CFMWS_AND_INTERLEAVE_TARGET_STRUCTURE;

typedef struct {
  EFI_ACPI_DESCRIPTION_HEADER  Header;
  EFI_ACPI_CEDT_CFMWS_AND_INTERLEAVE_TARGET_STRUCTURE CfmwsTarget;
  EFI_ACPI_CEDT_CHBS_STRUCTURE  Chbs;
} EFI_ACPI_CEDT_STRUCTURE_TABLE;

#pragma pack ()

STATIC EFI_ACPI_CEDT_STRUCTURE_TABLE Cedt = {
  ARM_ACPI_HEADER (
```

```
    EFI_ACPI_6_4_CEDT_SIGNATURE,
    EFI_ACPI_CEDT_STRUCTURE_TABLE,
    1
  ),
  {
    {
    // CFMWS
      {
        1,
        EFI_ACPI_RESERVED_BYTE,
        sizeof (EFI_ACPI_CEDT_CFMWS_AND_INTERLEAVE_TARGET_STRUCTURE)
      },
      EFI_ACPI_RESERVED_DWORD,
      0x3fe00000000,
      0x200000000,
      0,
      0,
      EFI_ACPI_RESERVED_WORD,
      4,
      2,
      0
    },
    {
    //Interleave target list
      1
    }
  },
  {
  // CHBS
    {
      0,
      EFI_ACPI_RESERVED_BYTE,
      sizeof (EFI_ACPI_CEDT_CHBS_STRUCTURE)
    },
    1,
    1,
    EFI_ACPI_RESERVED_DWORD,
    0x10D0000000,
    0x1000
  }
};

//
// Reference the table being generated to prevent the optimizer from removing
// the data structure from the executable
//
VOID* CONST ReferenceAcpiTable = &Cedt;
```

[illegible]

[illegible]

CXL Type-3 device discovery, configuration in firmware and prepare ACPI tables for kernel usage

EDK2 CEDT Table

CXL Spec3.0 Chapter 9.17

AMBA

PCIe

PCIe

Physical Layer

Link Lane EQ LTSSM

Introduction

image-20240704095625749

- Logical Sub-Block
- Electrical Sub-Block

Logical Sub-Block

image-20240705171230174

Tx Buffer & Mux

buffer DL Mux DL skip buffer

Byte Striping

lane

image-20240705172339842

Data Scrambling

Scrambling pseudo-random number generator

EMI 0 1 01 Scrambling

 PCIe —— **XOR** **LFSR**Linear-feedback shift register

image-20240705172450492

PCIe Galois LFSR PCIe 1.0 2.0 16 LFSR

image-20240705172531352

3.0 23 LFSR

image-20240705172536567

LFSR bit bit XOR

pcie-phy-lfsr-galois

PCIe1.0 2.0 LFSR Seed 0xFFFF PCIe3.0 Lane Lane LFSR Seed 8 Lane ID 8

| Lane | Seed | | —- | ——- | | 0 | 1DBFBCh | | 1 | 0607BBh | | 2 | 1EC760h | | 3 | 18C0DBh | | 4 | 010F12h | | 5 | 19CFC9h | | 6 | 0277CEh | | 7 | 1BB807h |

XOR XOR Seed LFSR

Encoding

Encoding 0 1 DC DC Balance PCIe Clock Recovery

PCIe 8b/10b 128b/130b 242B/256B FLIT PCIe Lane PCIe 1.0 8b/10b 8bit 10b Lane

image-20240705173724380

PCIe

| PCIe Version | Line code | Transfer rate per lane | Throughput x1 | Throughput x16 | | ———– | ———– | ———– | ———- | ———- | | 1.0 | 8b/10b | 2.5 GT/s | 250 MB/s | 4 GB/s | | 2.0 | 8b/10b | 5 GT/s | 500 MB/s | 8 GB/s | | 3.0 | 128b/130b | 8 GT/s | 984.6 MB/s | 15.75 GB/s | | 4.0 | 128b/130b | 16 GT/s | 1.969 GB/s | 31.51 GB/s | | 5.0 | 128b/130b | 32 GT/s | 3.938 GB/s | 63.02 GB/s | | 6.0 | 1b/1b 242B/256B FLIT | 64 GT/s | 7.564 GB/s | 121.00 GB/s |

242B/256B B bit Byte

8b/10b

8b/10b PCIe 1.0 2.0 2.5GT/s 5GT/s [4] 8bits 5bits 3bits 6bits 4bits 0 1 ABCDEFGH ABCDE FGH `abcdei` `fghj`

8b/10b K D `ABCDE` `FGH` `D.<ABCDE>.<FGH>` `K.<ABCDE>.<FGH>`

image-20240705174102857

image-20240705174110853

RD（Running Disparity） 1 0 01 8b/10b RD ±1 RD ±2

8b/10b 01 DC 20%
PCIe 3.0 8b/10b

128b/130b

PCIe 3.0 PCIe 128b/130b 130 bits 2 bits 98.46%

128b/130b 64b/66b [5] payload 64b -> 128b 8b/10b 3.0 LFSR DC

LFSR 128b/130b Framing Encoding

Framing

128b/130b block Token

- TLP 2 4 bits FCRC Seq 4 token —— STP（Start of TLP）

image-20240705174145453

- DLLP 2 Token - SDP（Start of DLLP）

image-20240705174151441

Token Lane 0 Byte 0 IDL（Logical Idle）Nullify TLP EDB（EnD Bad） EDS（End of Data Stream）

image-20240705174208546

Encoding

128b/130b 128bit block 128bits payload 2bits （SyncHeader） payload

- 01b payload Data Block 128bits
- 10b payload Ordered Set Block 128bits

16 S0-S15 bit .0 .7
01b 10b

image-20240705174235248

image-20240705174247660

242B/256B FLIT

128b/130b PCIe6.0 PCIe1.0 NRZ（Non-Return-To-Zero PAM4（Pulse Amplitude Modulation 4 PCIe6.0 PCIe 242B/256B FLIT

242B/256B FLIT FLIT 256 bits

image-20240705174353371

236 TLP 6 DLLP（Data Link Layer Packet）8 CRC 6 FEC（Forward Error Correction） FLIT CRC DLLP TLP CRC FEC FLIT

FLIT PCIe FLIT NRZ 2.5 GT/s 5.0 GT/s 8.0 GT/s 16.0 GT/s 32.0 GT/s NRZ

Electrical Sub-block

Parallel to Serial

Modulation

NRZ（Non-Return-to-Zero）

PCIe1.0 5.0 PCIe NRZ（Non-Return-to-Zero） [10] RZ（Return-to-Zero） 1 PCIe Bipolar NRZ level 0 –V 1 +V

image-20240705174549147

Encoding Scrambling

PAM4

PCIe6.0 PAM4（Pulse Amplitude Modulation 4） 00 –V 10 +V 01 –V/3 11 +V/3

image-20240705174638258

Differential Signal

PCIe Differential Signaling Pinout Differential Pair

image-20240705174714897

image-20240705174727675

image-20240705174944032

Blog

Data Link Layer

Introduction

TLP Ack/Nack

Data Link Layer

TLP Feature ack/nack Token STP Start of TLP TLP SDP Start of DLLP DLLP Data Link Layer Packet

Transaction layer TLP TLP buffer TLP

image-20240705142038727

image-20240705142914955

TLP

1. Sequence Number 2 Link `NEXT_RCV_SEQ`
2. CRC LCRC Link CRC 4 CRC

image-20240705144307306

Retry Buffer Physical Layer ACK Seq CRC Retry Buffer

CRC Nak Ack ACK Retry Buffer TLP

DLLP

TLP Ack Nak DLLP Data Link Layer Packet 8B DLLP 6B 2B (gen1&2 SDP end gen3 2B SDP) 8B

[illegible]

image-20240705144504223

image-20240705153319533

image-20240705153333401

[illegible] TLP [illegible] DLL [illegible] CRC [illegible] 32bit[illegible] DLLP [illegible] CRC [illegible] 16bit[illegible]

DLLP [illegible] DLLP Type [illegible] 16 [illegible] CRC [illegible]

| [illegible] | Type | [illegible] | | —————————————- | ————————- | ————————————————— | | Ack | 00000000b | [illegible] TLP [illegible] | | Nak | 00010000 | [illegible] TLP [illegible] | | <InitFC1/InitFC2/UpdateFC>-<P/NP/Cpl> | [illegible]Type [illegible] | [illegible]P/NP/Cpl [illegible] | | MRInitFC1/MRInitFC2/MRUpdateFC | <0111/1111/1011>0xxxb | [illegible]P/NP/Cpl [illegible] | | PM _* | 00100xxxb | [illegible] | | NOP | 00110001b | [illegible] | | Data _Link _Feature | 00000010b | [illegible] Scaled Flow Control | | Vendor-specific | 00110000b | [illegible] DLLP[illegible] |

Ack/Nak

[illegible] TLP [illegible] Ack [illegible] Nak [illegible] DLLP [illegible]Ack [illegible]Nak [illegible]

image-20240705153917566

[illegible]AckNak _Seq _Num [illegible] TCP [illegible]PCIe [illegible] Ack [illegible] Nak [illegible] Ack [illegible] Nak[illegible] Retry Buffer [illegible] Ack/Nak [illegible]Ack/Nak [illegible] Nak[illegible] Retry Buffer [illegible]

[illegible]DDLP [illegible] 4 [illegible]retrain[illegible]

VC[illegible]Virtual Channel[illegible]

[illegible] TLP [illegible] PCIe [illegible] TC[illegible]Traffic Class[illegible] VC[illegible]Virtual Channel[illegible] VC [illegible]

[illegible]

1. [illegible] TLP [illegible]Posted[illegible]P[illegible]Non-Posted[illegible]NP[illegible] Completion[illegible]Cpl[illegible]
2. [illegible] VC [illegible] Link[illegible] Link [illegible] VC[illegible] VC [illegible]

[illegible]N/NP/Cpl[illegible]

- **InitFC1-P/NP/Cpl**[illegible]
- **InitFC2-P/NP/Cpl**[illegible] InitFC1 [illegible] InitFC1 [illegible]
- **UpdateFC-P/NP/Cpl**[illegible]

image-20240705153948650

- **Type** ID

| Type | Id | | ———— | —— | | InitFC1-P | 0100b | | InitFC1-NP | 0101b | | InitFC1-Cpl | 0110b | | InitFC2-P | 1100b | | InitFC2-NP | 1101b | | InitFC2-Cpl | 1110b | | UpdateFC-P | 1000b | | UpdateFC-NP | 1001b | | UpdateFC-Cpl | 1010b |

- **VC ID** **v[2:0]** Virtual Channel Id Id 3 8 VC
- **HdrFC** TLP Credit TLP Header Credit TLP
- **DataFC** TLP Credit DWDouble Word 4 Data Credit

 64 128 4 DW TLP 128 Payload 1 DW TLP Digest 1 Header Credit (128 + 4) / 4 = 33 Data Credit

 UpdateFC 30us CRC

 Scaled Flow Control 2

image-20240705154129709

AVIP log credit 6 stackpost non-post cpl head and data

image-20240705154107474

HdrFC DataFC

1. PCIe Endpoint Switch

image-20240705154329341

1. Switch Endpoint Switch Endpoint

2. Switch InitFC1 DLLP InitFC2 DLLP

image-20240705154350541

Blog

Transaction Layer

[toc]

VC Ordering

Introduction

PCIe Transaction

- Memory Transaction
- IO IO Transaction
- Configuration Transaction
- Message Transaction

- **Non-Posted** Completion
- **Posted** Fire and forget

Non-Posted NP Posted P Completion Cpl

image-20240705142038727

TLP Transaction Layer Packet

PCIe TLP Transaction Layer Packet

image-20240705140042775

- **TLP Prefix** Precision Time Measurement

SMMU substreamID PASID

- **TLP Digest** 4 CRC

DLLP CRC CRC switch DLLP CRC CRC TLP switch TLP TLP TLP

- **TLP Header** TLP
- **TLP Payload** TLP Payload Payload `Max_Payload_Size` 4096

buffer buffer `Max_Payload_Size`

TLP

TLP 12 3DW 16 4DW 4 DW 8 DW

image-20240705140608530

- **Fmt**

: TLP

- **Bit 7** 1 Fmt 100 TLP Prefix
- **Bit 6** 1 = TLP Payload 0 = TLP Payload
- **Bit 5** 1 = 32 12 3DW Header 0 = 64 16 4DW Header
- **Type** IO

TLP

- **LN Lightweight Notification**
- **TH TLP Hints** TPH TLP Processing Hint TPH TLP Prefix
- **TD TLP Digest** 1 = TLP Digest 0 = TLP Digest
- **EP Error Poisoning** 1 = 0 =
- **AT Address Type** ATS 00 = 01 = 10 = 11 =
- **Length** Payload **DW Double Word** 1DW = 4

Transaction Descriptor

TLP ID Requester ID + Tag Attr TC TLP DW Tag TLP

image-20240705140840954

ID Transaction ID

ID Requester ID + Tag

- **Requester ID** 16 bit BDF 8:5:3.
- **Tag** 10 bit TLP PCIe T8 + T9 bits tag bits `10-Bit Tag Requester Enable`

Attributes

bits Attr[2:1] Byte 1 - Bit 2 Byte 2 - Bit 5 Attr[0] Byte 2 - Bit 4 Coherency

image-20240705141055372

Ordering

PCIe virtual channel TLP TC buffer VC VC + TC TLP ordering

image-20240705141430718

Attr[2:1][illegible] Bits [illegible]

Attr[2]	Attr[1]	[illegible]	[illegible]
0	0	[illegible]	[illegible]
0	1	Relaxed Ordering	[illegible]
1	0	ID-based Ordering	[illegible]
1	1	[illegible]	[illegible] Relaxed Ordering [illegible] ID-based Ordering [illegible]

No Snoop

NoSnoop[illegible]Attr[0][illegible] 0[illegible]PCIe [illegible] Cache[illegible] 1[illegible]PCIe [illegible] Cache[illegible] Cache [illegible]

[illegible] flag [illegible] flag[illegible]

[illegible]IO [illegible] MSI[illegible] DMA [illegible]

[illegible]Traffic Class[illegible]

Traffic Class [illegible] 3 [illegible] bit[illegible] 8 [illegible]

[illegible] TC [illegible] VC[illegible]Virtual Channel[illegible]

1. PCIe [illegible]Link[illegible] VC[illegible]Virtual Channel[illegible] VC [illegible]
2. [illegible] TC [illegible] VC [illegible] TLP [illegible] TC [illegible] TLP [illegible] VC [illegible]
3. VC [illegible] VC [illegible] Credit Pool[illegible] VC [illegible] Credit [illegible] 0[illegible] TLP[illegible] Credit[illegible] VC [illegible] Credit [illegible]
4. TC [illegible] 0[illegible] Hardcoded [illegible] VC0 [illegible] TC[illegible] TLP [illegible] VC0[illegible]
5. [illegible] VC[illegible] TC[illegible]

TLP [illegible]

[illegible] ID[illegible]

[illegible] PCIe [illegible]

[illegible]**Address-Based Routing**[illegible]Memory Transaction[illegible] IO [illegible]IO Transaction[illegible]

image-20240705141753898

[illegible] **BDF** [illegible] **ID** [illegible]**ID Based Routing**[illegible]Configuration Transaction[illegible]Message Transaction[illegible]Completion[illegible]

[illegible]

Implicit routing is used only with **Message Requests**, and is covered in Section 2.2.8

PCIe

[toc]

Overview

(PCIe)

De-emphasis Pre-shoot

Feed forward Equalizer(FFE)

111101111 **0** **0** **1** **0**

image-20240726102421538

1 **0**

image-20240726102525237

1.
2.

Preshoot De-emphasis

image-20240726102648954

FIR

8 GT/s Finite Impulse Response, FIR

FIR 5

image-20240726105305332

C-1 C0 C+1 FIR Pre-cursor Cusor Post-cursor Pre-cursor Pre-shoot Post-cursor Pre-cursor Cusor Post-cursor image-20240726105334155

Pre-cursor Post-cursor Cursor

image-20240726105353700

de-emphasize preshoot

preset

image-20240726105914739

Continuous-Time Linear Equalizaion, CTLE Decision Feedback Equalization DFE

CTLE

DFE

DFE

DFE

DFE

-3.5dB

5 GT/s

-3.5dB -6dB

8 GT/s 16 GT/s 32 GT/s

gen1, gen2

gen3 FIR CTLE DFE

PCIe

PCIe

8 GT/s 16 GT/s 32 GT/s

L0 **PCIe** **EQ** **EQ** **DLLP**

- Link Control 3 Register Perform Equalization
- Link Control 2 Register Target Link Speed 8 GT/s
- Link Control Register Retrain Link

DLLP Blocking

Full equalization mode PCIe

training

PCIe EQ 100 ms EQ PCIe Gen5 PCIe

LTSSM Configuration TS Equalization bypass to highest rate

32GT Capability Reg Equalization bypass to highest rate

Bypass equalization to highest rate 2.5 GT/s L0 Recovery
32 GT/s 1 EQ

32 GT/s No equalization needed 5 GT/s
 EQ EQ EQ

Gen1 gen5

Phase PCIe Controller link status Equalization Phase Successful

[illegible] Phase 3 [illegible] Equalization Complete [illegible]

8GT [illegible] link status

16 [illegible] 32GT [illegible] 16 [illegible] 32GT status

[illegible]

[illegible] EQ[illegible]

1. [illegible] EQ [illegible]
2. [illegible] EQ[illegible]
3. [illegible]

[illegible]

[illegible] Port [illegible] EQ [illegible] Port [illegible] EQ[illegible]

[illegible] 8 GT/s[illegible]Link Status 2 Regiser [illegible] Link Equanlization Requset 8 GT/s [illegible] 16 GT/s[illegible]16 GT/s Status Register [illegible] Link Equanlization Requset 16 GT/s [illegible] 32 GT/s[illegible]32 GT/s Status Register [illegible] Link Equanlization Requset 32 GT/s [illegible]

EQ [illegible]

1. [illegible] gen1[illegible]DSP [illegible] gen3 [illegible] preset [illegible]
2. EQ Phase 0[illegible]EC=0[illegible] 8 GT/s[illegible]USP [illegible] Preset [illegible] Coefficients [illegible] DSP[illegible] **DSP [illegible] Phase 0** [illegible]
3. EQ Phase 1[illegible]EC=1[illegible]DSP [illegible] USP [illegible] LF (Low Frequency[illegible]symbol7)[illegible]FS (Full Swing[illegible]symbol8) [illegible]Post-cursor (symbol9) [illegible] Phase 2/3 [illegible] 32 TS1 [illegible] EIEOS[illegible]
4. EQ Phase 2[illegible]EC=2[illegible]USP [illegible] Master[illegible] DSP [illegible] Tx Preset [illegible] USP [illegible] USP [illegible] Preset [illegible] coefficient [illegible]USP [illegible] 32 TS1 [illegible] EIEOS[illegible]DSP [illegible] USP [illegible] 65536 TS1 [illegible] EIEOS[illegible]
5. EQ Phase 3[illegible]EC=3[illegible]DSP [illegible] Master[illegible] USP [illegible] Tx Preset [illegible] DSP [illegible] DSP [illegible] Preset [illegible] coefficient [illegible]DSP [illegible] 32 TS1 [illegible] EIEOS[illegible]USP [illegible] DSP [illegible] 65536 TS1 [illegible] EIEOS[illegible]
6. EQ [illegible]EC=0[illegible]LTSSM [illegible] Recovery.RcvrLock -> Recovery.RcvrCfg -> Recovery.Idle -> L0[illegible] L0 [illegible] 32 TS1/TS2 [illegible] EIEOS[illegible]

image-20240726133733511

[illegible] PCIe EQ [illegible] DSP [illegible] phase1[illegible]

[illegible]

[illegible] phase0[illegible]

[illegible]

https://mangopapa.blog.csdn.net/article/details/124539607

ARM N2 [illegible]

ARM N2 [illegible]ARM Neoverse N2 reference design[illegible] ARM [illegible]Neoverse N2 [illegible] ARM [illegible] CPU [illegible]

1. [illegible]N2 [illegible]HPC[illegible]
2. [illegible]Neoverse N2 [illegible]
3. [illegible]ARM N2 [illegible]
4. [illegible]N2 [illegible]
5. [illegible]Neoverse N2 [illegible] ARM [illegible] ARM [illegible]

[illegible]ARM N2 [illegible]

ARM Neoverse N2 [illegible] ARM [illegible]IP[illegible] IP [illegible]

1. **ARM Neoverse N2 CPU** [illegible] N2 [illegible]N2 [illegible] ARMv9 [illegible]
2. **System Level Cache (SLC)**[illegible]ARM N2 [illegible]SLC[illegible]
3. **CCIX** [illegible] **CXL** [illegible]N2 [illegible] CCIX[illegible]Cache Coherent Interconnect for Accelerators[illegible] CXL[illegible]Compute Express Link[illegible]
4. **AMBA (Advanced Microcontroller Bus Architecture)** [illegible]AMBA [illegible]SoC[illegible] IP [illegible]N2 [illegible] AMBA [illegible]
5. **TrustZone** [illegible]ARM TrustZone [illegible]
6. **Mali GPU**[illegible] N2 [illegible] CPU [illegible] ARM [illegible] Mali GPU[illegible]
7. **SMMU (System Memory Management Unit)**[illegible]

[illegible] IP [illegible]ARM Neoverse N2 [illegible]

[illegible] High Level [illegible]

[illegible] [Arm Neoverse N2 reference design Technical Overview]

image-20240704104921533

[illegible] CMN-700[illegible] PICe [illegible] SMMU [illegible] NI-700[illegible] RNI [illegible] SCP[illegible] GIC [illegible] SNF [illegible] memory controller[illegible] core[illegible]

01 _PCIe [illegible].md

image-20240704105750294

image-20240704110348168

[illegible] 4 [illegible] S [illegible] CXL [illegible] CXL [illegible] PCIe[illegible] x16[illegible] x4 [illegible] 4 [illegible] controller [illegible] bifircation[illegible]

[illegible] CMN RNI[illegible]HNP [illegible] CCG [illegible] NI-700[illegible]NI-700 [illegible] controller [illegible] X16 [illegible] CCG [illegible] CXL [illegible] CCIX [illegible]

SMMU-700 MMU TBU TCU DTIIC

MSI-IC MSI switch controller MSI MSI

ITS PCIe MSI GIC ITS GIC

int process

NIC-450 NI-700 NIC-450 core cfg controller NI-700 PCIe AMBA ACE

PCIe

Resource Degration

[toc]

BAR 5 resource pool

image-20230907171728542

```
    InitializeResourcePool (&IoPool, PciBarTypeIo16);
    InitializeResourcePool (&Mem32Pool, PciBarTypeMem32);
    InitializeResourcePool (&PMem32Pool, PciBarTypePMem32);
    InitializeResourcePool (&Mem64Pool, PciBarTypeMem64);
    InitializeResourcePool (&PMem64Pool, PciBarTypePMem64);
```

RC prefetchable.

image-20230907112441286

BAR 11 Prefetchable vs. Non-Prefetchable Memory Space

- Reads do not have side effects
- Write merging is allowed

PCIe Technology 3.0 Chapter 4.1.2.2

1. DegradeResource()

If any child device has both option ROM and 64-bit BAR, degrade its PMEM64/MEM64

requests in case that if a legacy option ROM image can not access 64-bit resources.

PCD `PcdPciDegradeResourceForOptionRom`

- X64 —- TRUE
- X32 ARM AARCH64 —- FALSE

root bridge bar0 mem32 bar0 bar 64bit

1.2 Degrade Resource For Others

```
  //
  // Degrade resource if necessary
  //
  DegradeResource (Bridge, Mem32Node, PMem32Node, Mem64Node, PMem64Node);
```

□□□□□□□□

□□□□ `BridgeSupportResourceDecode()`□□ bridge □□□□□

□□□□ `MergeResourceTree()`□□□□ resoure tree

image-20230907153348997

□□□□□□□□□□ PMem64 □ PMem32□□□ bridge □□□□□□□□□□□□□□

□□□□□□□□□NP-Mem64 □□□□□□□□□□ 32 □□□□□□□□ 32 □□□□□□□□

image-20230907100002700

image-20230906184552816

2. □□□□□□□

image-20230907103257590

image-20230907111105623

bit0 - 0 □□ memory □□□

bit 2:1 □□ memory □□□ 00 32bit memory □□□ 10- 64 bit memory □□ B

bit3 - 0 □□ Non-prefetchable

NP-Mem64

2.2 Degrade Resource □□□□

□□ `BridgeSupportResourceDecode()`□□□□□□ PCI _IO _DEVICE.Decodes

image-20230906184420587

image-20230907100002700

□□ bridge □□□□□

```
#define EFI_BRIDGE_IO32_DECODE_SUPPORTED      0x0001
#define EFI_BRIDGE_PMEM32_DECODE_SUPPORTED    0x0002
#define EFI_BRIDGE_PMEM64_DECODE_SUPPORTED    0x0004
#define EFI_BRIDGE_IO16_DECODE_SUPPORTED      0x0008
#define EFI_BRIDGE_PMEM_MEM_COMBINE_SUPPORTED 0x0010
#define EFI_BRIDGE_MEM64_DECODE_SUPPORTED     0x0020
#define EFI_BRIDGE_MEM32_DECODE_SUPPORTED     0x0040
struct _PCI_IO_DEVICE {
   ...
  //
  // The resource decode the bridge supports
  //
  UINT32                                    Decodes;
  ...
}
```

PCI _IO _DEVICE.Decodes □□□ DetermineRootBridgeAttributes()□□□□□□□□□ protocol □□□

```
PciResAlloc->GetAllocAttributes (
                          PciResAlloc,
                          RootBridgeHandle,
                          &Attributes
                          );
```

- □□ root bridge□□□□□□□□□□□□□□□□ RC □ root bridge □□
- □□□□□□□ bridge□□□□□□□ bridge □□□□□
- IO capability – ACPI spec 7.5.1.3.6

image-20230906181159100

- Mem capability – PCIe spec 7.5.1.3.9

The bottom 4 bits of both the Prefetchable Memory Base□0x24□ and Prefetchable Memory Limit registers are read-only, contain the same value, and encode whether or not the bridge supports 64-bit addresses

- 0 - the bridge supports only 32 bit addresses.
- 1 - the bridge supports 64-bit addresses.

□□□ bridge □□□□□□

image-20230907145320882

Prefetchable Memory Base 0x002**1**

Prefetchable Memory Limit 0x003**1**

□□□□ 0x28 □□□□□□□ 32 □□□□□□□□□□□□ PMEM32 □ PMEM64 flag □□□□□□□□□□□□□ PMEM32 □□□□□□□□□□□□ □□ PMEM32 □□ MEM32□□□□□□□ PMEM64□PMEM32 □□□□□ MEM32□

□□ PCIe Spec □□□□□□□□ EDK2 □□□□□□□□□□□ Root Bridge □□□□□ bridge □□□□□ MEM64 Flag□□□□□□□ bridge □□□□ NP-MEM64□ □□□□□□□□ NP-MEM64 tree □□□ merge □ NP-MEM32 tree □□□

□□□□□□□□□□□□□□□□□□□□□ RC □□□□□□□□□□□

```
InitializeResourcePool (&IoPool, PciBarTypeIo16);
InitializeResourcePool (&Mem32Pool, PciBarTypeMem32);
// InitializeResourcePool (&PMem32Pool, PciBarTypePMem32);
// InitializeResourcePool (&Mem64Pool, PciBarTypeMem64);
InitializeResourcePool (&PMem64Pool, PciBarTypePMem64);
```

2.3 RC □□□□□□

RC □ Root Bridge □□□□□□□□□□□

Mem□PMem =**Mmio32Base**

Io.Base = Mem Limit □□□□ IO _SIZE

PMemAbove4G = **MmioBase**

MemAbove4G □□□□□□□□□□□□

```
{  // PMem
 MAX_UINT64,
 0,
 0
}
```

image-20230907132349864

image-20230907133927772

```
  if (RootComplex->Mmio32Base != 0) {
      RootBridge->Mem.Base = RootComplex->Mmio32Base;
      RootBridge->Mem.Limit = RootComplex->Mmio32Base + RootComplex->Mmio32Size - 1;
      RootBridge->PMem.Base = RootBridge->Mem.Base;
      RootBridge->PMem.Limit = RootBridge->Mem.Limit;
      RootBridge->Io.Base = RootComplex->Mmio32Base + RootComplex->Mmio32Size -
AC01_PCIE_IO_SIZE;
      RootBridge->Io.Limit = RootBridge->Mem.Limit;
    }

    if (RootComplex->MmioBase != 0) {
      RootBridge->PMemAbove4G.Base = RootComplex->MmioBase;
      RootBridge->PMemAbove4G.Limit = RootComplex->MmioBase + RootComplex->MmioSize - 1;
    }
if ((Attributes & EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM) != 0) {
    RootBridgeDev->Decodes |= EFI_BRIDGE_PMEM_MEM_COMBINE_SUPPORTED;
  }

  if ((Attributes & EFI_PCI_HOST_BRIDGE_MEM64_DECODE) != 0) {
    RootBridgeDev->Decodes |= EFI_BRIDGE_MEM64_DECODE_SUPPORTED;
    RootBridgeDev->Decodes |= EFI_BRIDGE_PMEM64_DECODE_SUPPORTED;
  }

  RootBridgeDev->Decodes |= EFI_BRIDGE_MEM32_DECODE_SUPPORTED;
  RootBridgeDev->Decodes |= EFI_BRIDGE_PMEM32_DECODE_SUPPORTED;
  RootBridgeDev->Decodes |= EFI_BRIDGE_IO16_DECODE_SUPPORTED;
```

□□□

NP-MEM64 □□□ NP-MEM32□□□ bar □□□□□□□NP-MEM32 □□□□□□□□□

□□□□□□Linux kernel 5.18.0 □□□□□□□□EDK2 □□□□

□□ PCIe Spec □□□□□□□ NP-MEM64 □□□□□

image-20230907180903853

PCIe 3.0&4.0 Spec

image-20230915092058697

EDK2 □ optionRom □□□

[toc]

1. OpRom □□□□

□□□□ 0x30 □□□□□□□□Expansion ROM Base Address Register□□□ option rom □□□□□□□□□□□□□□□□□□□□□□□□□□□□ Bridge □□□□□□□□ 0x38□

image-20230908091633958

□□□□□□

image-20230908091708328

□ 21bit □□□□□□□□□□ 8bit □□□□□□□□□

1.2 OpRom □□

□□□□ Plug and Play BIOS Specification □□□□□□□

EFI takes advantage of both the **PCI Firmware Specification** and the PE/COFF Specification to store EFI images in a PCI Option ROM. There are several rules that must be followed when constructing a PCI Option ROM:

From□ UEFI Spec 14.4.21 PCI Option ROMs

□□□□□□□□ *PCI Firmware Specification 3.0* □□□□

2. □□ OpRomImage

□□ `PciSearchDevice() --> GetOpRomInfo()` □□□□ OpRom □□□□□□ 1□□□□□□□□□□□□□□□ RomSize□□□□□□□□□□ PCI _IO _DEVICE □□□□□□□ 0 □□□□□□□ 1□□□ NOT FOUND.

□□ OpRom □□□□

□□ root bridge □□ BAR □□□□□□□□□□□ BAR □□□□□□□□□□□□□□□ `ProcessOptionRom()` , □□□□□□ root □□□□□□□□□□ □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□ optionRom □□□□□□□ root □□□ `LoadOpRomImage`□□□□□□ pci □□□□□□□□□□□□□□□□□□□□□□□□□□

□ `LoadOpRomImage` □□ Rom □□□□□□ PCIR □□□□□□□□□□□□ rom □□□□□□□□root bridge □□□□□□ root bridge □□□□□ option rom size□□□□□□□□□□□□□□□□□ root bridge □ bar 0 □□□□□□□□□□□□□□□□□□ root bridge □ BAR0 □□□□□□□ OptionRom Addr □□□□□□□ option rom □□□□□□□□□□□ shadow□

□□□□□□□□□ **shadow oprom□□ program bar□□□□□□ oprom□□□□□□ bar** □□□□□□□□□□□□□ **oprom** □□□□□□□□□ **root bridge** □□□□□ **bar0**□□□□□□□□□□□□□□ **shadow oprom**□□□□□□□□□□□□□□□□□□□□□□□□□□□□

OpRom □□□□ bar □□□□□□□□□□□□□□□□□□□ oprom□□□□□□□□□ bar □□□□□□□□□□□□□□□□□□□□

□□□□□ rombar □□□□□□□□□□□□□□□□□□□□□□□ 0x55aa□□□□□□□□□□□□□ 512 □□□□□□□□□□□□□□□□□□□□□□□□□□□ RomSize □□□□□ 3.1 □□□□□□□□□□□□□□□

□□□□□□ optionRom□□ FirstCheck □□□□□□ FALSE□□□□ Pcir □□□□□□□□ 0□□□□□□ 4 □□□□□□□□□□□□□□□□□□□□□□□

□□ PCIr □□□□□□□□□□□□□□□□□□□image □□□□□□□□□□□□□□□□ legacy □□□□□□ LegacyImageLength □□□□

Legacy □□□□□□□Rom □ size □□□□□□□□□□□□ rom □□□□□□□ 0 □□□□ rom □□□□□□□□

□□□□□□ rom □□□□□□□□□□□□□□ PciDevice->PciIo □□□□□ optionRom □□□□□□□□□□□□□□□□□□□□□□

□□ OpRom Image

□□□□□□□□□□□□□□□□ `StartPciDevices` □□□□□□□ image □□□□□□

image-20230908135043724

edk2MdeModulePkgBusPciPciBusDxePciOptionRomSupport.c

Resources

PCIe 5.0 Spec Chapter 7.5.1.2.4

https://blog.csdn.net/robinsongsog/article/details/51785335

https://zhuanlan.zhihu.com/p/343464819

https://www.cnblogs.com/free-1122/p/16611254.html

PCIe □□□□

PCIe AER

PCIe Interrupt

PCIe Hot-Plug

PCIe Power Management

PCIe _DPC.md

DPC downstream port containment PCIe Spec 3.1 root port pcie switch halt DPC

DPC unmasked uncorrectable error ERR _FATAL ERR _NONFATAL DPC

DPC DP DPC Trigger Status bit and DPC Trigger Reason field LTSSM disable link LTSSM disable DPC Trigger Status bit

DPC LTSSM detect

DPC DPC ERR _COR message

image-20240704131847187

DPC Extended Capability structure

image-20240704131926844

DPC extended capability ID 1Dh

RP PIO

DPC

DPC DPC control register

image-20240704132016601

DPC Trigger Enable DPC

image-20240704132045698

- DPC Trigger Enable field 01b DPC ERR _FATAL Message DPC
- DPC Trigger Enable field 10b DPC ERR _NONFATAL or ERR _FATAL Message DPC

DPC

DPC DPC

- DPC enable
- Port DPC
- DPC Software Triggering Supported bit in DPC Capability register 0x1

image-20240704132111525

□□□□□□□□

□□□□□□□□□□□□□ DPC□

□ 1b □ DPC Software Trigger bit in the DPC Control Register□□□□ Port □□□□ DPC □□□

image-20240704132124832

□□□□ DPC Status Register □□□□□□□□□□□□□□□□

image-20240704132148504

□□□□□□□□

DPC Trigger Status □ 1□□□□□□□ DPC □□□

DPC Trigger Reason □ 0x11□□□□□□□□□□ DPC Trigger Reason Extension □□□

DPC Trigger Reason Extension □ 0x01□□□□□□□ DPC software Trigger □□

DPC □□

□□ DPC □ DSP □□□□ DPC □□□□□

DPC □□□□ DPC Control Register □ DPC Interrupt Enable bit □□□

image-20240704132231738

DPC □□□□□□ DPC Status Register □ DPC Interrupt Status bit □□□

image-20240704132253717

image-20240704132308721

DPC ERR _COR signaling

□□ DPC □ DSP □□□□ ERR _COR □□□□□□□□□ Advanced Error Reporting (AER)□

DPC ERR _COR □□□□□ DPC □□□□□□□□□□□□□□□□□□□□□□

DPC ERR _COR signaling is enabled by the DPC ERR _COR Enable bit in the DPC Control Register.

image-20240704132336098

□□□□□

● the Correctable Error Reporting Enable bit in the Device Control Register

● **or** the DPC SIG _SFW Enable bit in the DPC Control Register is Set

PCIe Spec □□ OS □□ DPC □□□FW □□ ERR _COR signaling

□□ DPC

□□□□□□□□ DPC Trigger Status bit in DPC Status Register □□□ Root port □□ DPC□

□□□ LTSSM □□□□□□□□ disbale □□□□□□□□□ Data Link Layer Link Active bit in the Link Status Register reads 0b □□□□□ DPC□

image-20240704132410187

□□□□□□□ Root Port □□□□□□□□□□□□□□□□□□RP □□ DPC □□□□□□ DPC RP Busy bit reads 0b.

image-20240704132418536

DL _Active ERR _COR signaling

□□□ DPC □□□□□□□□□□□□□□□□□□□□ active □□□□□□□□□ DL _Active ERR _COR □□□

DL _Active □□□□□□□□ the Data Link Layer Link Active bit in the Link Status Register □□□□□□□□□□ DPC □□□□□□□□□□□ bit□

□□□□□□□□□□□□□□□□□□□□□ ERR _COR □□□□□□□□□□□□□□□□□□□□ ERR _COR □□□□□□□□□□□ active □□□□□□□□□□□□ □□□□

□□ DL _Active ERR _COR signaling □□□ DPC control □□□□□□□□:

image-20240704132518904

□ DPC ERR _COR □□□□□□□□□□□□□□□□

- the Correctable Error Reporting Enable bit in the Device Control Register
- **or** the DPC SIG _SFW Enable bit in the DPC Control Register is Set

□□□□□ DL _ACTIVE □□□□□□□□□□ ERR _COR □□□ MSI/MSI-X □□□□□□□□□□□ MSI/MSI-X □□□□□□ ERR _COR □□□

□□□□ INTx □□□□ DL _ACTIVE □□□□□□□□□□□□□□□□□□□□□□□□INTx □□□□□□□□□□ ERR _COR □□□□□□

eDPC

eDPC □ DPC □□□□□ PCIe Spec 3.1 □□□□□□□□□□ □ DPC □□□□□□□□ DPC □□□□□□□□□□□□□□□□□□□□□□□□□□ RP PIO□Root Port Programmed I/O□□□□□□□

RP PIO □□□□□□□□ PCIe □□□□□ RP PIO □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□□ DPC capability □□□□ bit5 □□□□□□□□ RP □□□□ eDPC □□□

image-20240704132607043

PCIe □□□□□

PIO □ PCIe □□□□□□□□□□□□□□□ DMA □ P2P□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

image-20240704132910411

image-20240704132921038

image-20240704132935032

RP PIO

Completion with Unsupported Request status (UR Cpl)

Completion with Completer Abort status (CA Cpl)

Completion Timeout (CTO) errors

Configuration Requests I/O Requests Memory Requests RP PIO 9

image-20240704133039272

AER UR CA CTO RP PIO error control

RP Completer UR CA error AER

RP Requester UR CA error RP PIO CTO error AER RP PIO

RP PIO CTO error AER CTO error

image-20240704133101020

image-20240704133108266

image-20240704133134383

RP PIO error control DPC extended capability RP PIO AER capability

The RP PIO Status, Mask, and Severity registers AER the Uncorrectable Error Status, Mask, and Severity registers

RP PIO RP PIO Status Register RP PIO log registers RP PIO

RP PIO RP PIO Status Register DPC RP PIO log registers

RP PIO uncorrectable or advisory RP PIO Severity Register

Severity bit uncorrectable DPC(DPC) DPC / ERR _COR(if enabled)

Severity bit Clear(DPC) ERR _COR(if enabled)

The RP PIO Header Log Register, RP PIO ImpSpec Log Register, and RP PIO TLP Prefix Log Registers RP PIO log registers

The RP PIO First Error Pointer, RP PIO Header Log, and RP PIO TLP Prefix Log AER the First Error Pointer, Header Log, and TLP Prefix Log

RP PIO Header Log RP PIO error TLP header;

RP PIO ImpSpec Log Register request TLP DPC capability RP Log Size field 5

RP PIO TLP Prefix Log Register RP PIO error TLP Prefix DW DPC capability RP Log Size field

- Number = RP Log Size - 5 if RP Log Size <=9;
- Number =4 if RP Log Size >9;

Linux Kernel DPC

Linux kernel 5.10.201 DPC RAS C2000 DPC RAS

image-20240704133341302

dpc _probe DPC

image-20240704133356801

- line356 PCIe AER DPC -ENOTSUPP
- line359 devm _request _threaded _irq dev->irq status

devm _request _threaded _irq Linux IRQ dpc _irq dpc _handler top half bottom half

- line362
- line368 DPC capability control
- line371 control enable Fatal error control

dpc _irq

image-20240704133458974

- DPC status status 1
- status 0x8 dpc 1b
- DPC return IRQ _WAKE _THREAD;

IRQ _WAKE _THREAD

- IRQ _HANDLED

□□□□□□□□

□□□□□□□□□□

dpc _handler □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

image-20240704133532559

● □□□□□□□□ dpc _process _error □□□□□□□□□ pdev □□□□□□□□□□□□□□□□□□ DPC □□□□

● □□□□□□□□ pcie _do _recovery □□□□□□□□□□□□□□□pdev□pci _channel _io _frozen □ dpc _reset _link□□□□□□□ □□□□□□ DPC □□□□□□□□□□

● □□ IRQ _HANDLED□□□□□□□□□□□□□

□□□□□□□

image-20240704133555716

● □□□□□ status □ source ID □□□□□

● □□□□□□ raw data□□□□□□□□□□□□□□□

● line287□□□□□□□□ DPC RP □□□□□□ reason □ 3□ext _reason □ 0□□□□□□□□ DPC □□□□□□□□ RP PIO □□□□□□□ dpc _process _rp _pio _error□

● line289□□□□□□□ reason □ 0 □unmasked uncorrectable error□□□□□□□□ AER□Advanced Error Reporting□ uce □□□□□□□□□□□□□□□□□□□□□□□□□□□□ AER □□□□□□□□□□□□□□□□□

● dpc _process _rp _pio _error □□□□□

□□□□□□□

pcie _do _recovery(pdev, pci _channel _io _frozen, dpc _reset _link);

□□□□□□□□□□ err.c □□□□□□□ PCIe □□□□□□□□□□□□□□□□□□□□□□□□

□□□□□□□□□□□□□□□

○ □□□

○ □□□□□□□□□□□□□□□□□□□□□□□□□□□□□ I/O □□□□□□□□□□

○ □□□□□/□□□□□□ I/O □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□/□□□□

○ □□□□□□“□□□□□□□”□□□□

□□□□□□□□□□ **dpc _reset _link** □□□□□□□ dpc.c □□□□□□□ DPC □□□□

□□□□□□□□□ reset _subordinates□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

● □□□□ PCIe □□□□□pcie _do _recovery □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

● □□□□□□□□□□ Root Port□Downstream Port □ RCEC□□

● □□□□□□□□□□□ Endpoint □□□□□□□□□□□□□□□□□□ Port □□□□□□□□□□□□

● □□□□□□□□□□□□□□□□□reset _subordinates □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

dpc _reset _link

image-20240704133630816

line151 DPC

line163 DPC pcie _wait _for _link inactive 100 true false

line172 status bit0 1b DPC **PCIe 5.0 Spec** spec **disabled** **DPC** **100ms** **warning** **DPC**

image-20240704133648074

line175 PCI _DPC _RECOVERED PCI _ERS _RESULT _DISCONNECT

line179 PCI _DPC _RECOVERED PCI _ERS _RESULT _RECOVERED

line184 DPC

CXL

CXL

[toc]

Overview

CXL PCI Express 5.0

CXL I/O(CXL.io PCIe) (CXL.cache) (CXL.memory)

CXL I/O(CXL.io PCIe) (CXL.cache) (CXL.memory)

 CXL PCIe CXL PCIe CXL PCIe Gen1 Link Training PCIe 5.0 Alternate Negotiation Protocol CXL CXL PCIe 5.0 CXL PHY

image-20240725134114147

CXL Device Type

CXL Device CXL.io CXL.cache CXL.mem CXL.io CXL.cache CXL.io CXL.mem

CXL.io PCIe I/O (DMA)- PCIe CXL.cache CXL.mem

CXL.cache Snoop Messages

CXL.mem CXL Memroy Device CXL.mem Load Store

image-20240725134229982

CXL Spec CXL Device CXL Device

Type 1 CXL Device: CXL.io CXL.cache CXL Device

Type 2 CXL Device: CXL Device HBM GPU

Type 3 CXL Device: CXL.io CXL.mem CXL Device CXL Memory Expander

image-20240725134250257

CXL.io Overview

CXL.io I/O non-coherent load/store CXL.io Flex Bus PCIe PCI Express 5.0 Base Specification

image-20240725134501475

CXL.cache Overview

CXL.cache CXL.cache Channels D2H H2D

CXL.cache CXL.cache Channels D2H H2D

image-20240725135431891

H2D Request snoops snoops H2D Response ordering messages CXL.mem Overview

CXL.mem Overview

CXL Memory Protocol CXL.mem CPU Device Memory Die Compute Express Link(CXL) Phy Link Layer Memory Controller Host CPU Memory Controller Accelerator Memory Controller Volatile Persistent Flat Hierarchical

CPU Coherency Engine CXL.mem Request Response CPU Coherency Engine CXL.mem Master Mem Device CXL.mem Subordinate CXL.mem Master CXL.mem CXL.mem Subordinate CXL.mem

Subordinate Device Accelerator CXL.mem Protocol Device Coherency Engine(DCOH) DCOH CXL.mem

CXL.mem Master Subordinate “M2S" Subordinate Master “S2M"

M2S

- –Req
- –RwD

S2M

- – (NDR)
- –DRS

CXL

image-20240725134549647

[illegible]

Firmware [illegible] Device [illegible]

- [illegible] CXL2.0 Device[illegible] Component Register [illegible] HDM Decoder [illegible] Component Register [illegible] CXL HDM Decoder Global Control Register (Offset 04h) ->HDM Decoder Enable [illegible] DVSEC ID 0 [illegible] Range Size [illegible] Range Base [illegible] Memory Address [illegible]
- [illegible] CXL 1.1 Device[illegible] DVSEC ID 0 [illegible] Range Size [illegible] Range Base [illegible]
- [illegible] CXL Root Port [illegible] CXL Switch Upstream Port [illegible] HDM Decoder [illegible]
- [illegible] PCIe DVSEC for CXL Device [illegible] CXL 2.0 Extensions DVSEC for Ports [illegible] Mem _Enable[illegible]

CXL HDM Decoder [illegible]

- [illegible]HDM Decoder [illegible]Host[illegible]HDM Decoder [illegible]
- [illegible]HDM Decoder [illegible]
- [illegible]HDM Decoder [illegible] DRAM[illegible]NVRAM [illegible]

CXL □□□

□□□□□□□□□□□□□□□CXL □□□□□□□□□□□□□□□□□

□□□□□ PCIe □□□□□ □Configuration Space□□□□□□□□□□□□□□□□□ □□□□□ MMIO □□ □Memory Mapped Space□□□□□□ □ Memory □□□□□□□□□□

image-20240718140347127

DVSEC

□ PCIe □□□□□□□□ DVSEC □□□□□□□ CXL □□□□□□□□□□□□□□□□□□□□□□□□□□□□ CXL □□□□□□□□ CXL □□□□□□ vendor ID 0x1E98.

□□ CXL 3.0 □□□□□□□ 9 □ CXL □□□□ DVSEC□

- PCIe DVSEC for CXL Devices □□□□ CXL PCIe DVSEC□□□□ RCD□LD□SLD□FMLD □ CXL Device □ D0F0 □□□□□□ DVSEC□□□□□□ Device □□□□□□□□□□□□ DVSEC □□□□ Device □ PCIe Device □□ CXL Device □
- Non-CXL Function Map DVSEC □□□□□□□ Device□□ Function □□□□□□□ CXL.cachemem □ Device □ Function□
- CXL Extensions DVSEC for Ports □□□□□ RP□DSP □ USP□□ PCIe □□□□□□□□□□□ RCH-RCD □□□□
- GPF DVSEC for CXL Ports □□□□ CXL Port □□ GPF □□□□□□□□□□□□□ GPF Phase1□Phase2 □ Timeout □□
- GPF DVSEC for CXL Devices □□□□ CXL Device □□ GPF □□□□□□□□□□□□□ GPF Phase2 □ Timeout □□ Phase2 □□□□□□□
- PCIe DVSEC for Flex Bus Port □□□□ Flex Bus Port DVSEC□□□□□□□□□ Flex Bus □□□□□□□□ Multi-Device □□ □□□□□□□□□CXL 1.1 □□□□□ CXL Port/Device □□□□□□□□□□□CXL □□□□□□□ Modified TS □□ Flex Bus □□□□□□□□□ □□□□□□□□□□□□□□□□□□□□□□ Modified TS Info □□□□□□□□ DVSEC □□□□□□□□□□□□□□ RCRB □ RCH/RCD□□ DVSEC □□ RCRB □□
- Register Locator DVSEC □□□□□□□□□□□□□□□□□ CXL □□□□□□ Entry□
- MLD DVSEC □□□□□□ FM □□□□ LD□□□□ MLD □□ Capability□□□□□□□□□ LD □□□LD-ID □□□□□□□□
- PCIe DVSEC for Test Capability □□□□ CXL Compliance □□□□□ CXL Compliance □□□□□□□□ DVSEC □□□□□□ □□□□□ DVSEC □□□□□□□□□□

9 □ CXL DVSEC □□□□□ DVSEC ID □□□□□

image-20240709135151711

image-20240725171532850

□□ DVSEC □□□□□□

image-20240725173843171

image-20240726101740598

Reg in MMIO

□□□□□ 9 □□□□ PCIe □□□□□ CXL □□ DVSEC□□□□□ CXL □□□□□ PCIe □□□□□ PCIe □□□□ 4KB □□□□□□ CXL Component Register □ Size □□□□□ CXL □□□ DVSEC □ Component Register □□□□□ Memory Mapped □□ □MMIO□□□ Memory □□□□□□□□□

□□ CXL 3.0□CXL □□□□□ 6 □□□ MMIO □□□□□□

- **RCH DP RCRB** □□□□ RCH □ 4KB □□□□□□□ MEMBAR0 □□□□□□□□□□ ACPI □□□
- **RCH DP Component Register** □□□ CXL □□□□□□□□□□□□ ARB/MUX □□□□□□□□□□□ 64KB□□□□ RCH DP RCRB □□□ 64b MEMBAR0 □□□ □□□□□□ RCH □□□
- **RCD UP RCRB** □□□□ RCD □ 4KB □□□□□□ RCH DP RCRB □□□□□□□ 4KB □□□□□□□□□□□□ RCH DP □ Memory □□□□ MEMBAR0□□□□RCD UP RCRB □□□□□□ RCD □□□□□□ RCH DP □□□□□□ MRd□CXL 1.1 □ MRd/MWr □□□□□□□
- **RCD UP Component Register** □□□ CXL □□□□□□□□□□□□ ARB/MUX □□□□□□□□□□□ 64KB□□□□□□ RCRB □ RCD□□□□□□□□ RCD UP RCRB □□□ 64b MEMBAR0 □□□ □□□□□□ RCD □□□□□□□□□ RCH DP □ Memory □□□□ MEMBAR0□□□□□□□□□ RCRB □ RCD□□□□□□□□□□□□□□□ □ Register Locator DVSEC □□□
- **Component Register for ALL Other CXL Components** □□□ CXL Component □□□□□□□□□□□□□□□□□□ □□□ □ Register Locator DVSEC □□□ □
- **CXL Host Bridge Component Register (CHBCR)**□CXL Host Bridge □□□□□□□□□□□□□□□□ RP □□□ Memory Interleaving□□□□□□ ACPI CEDT □□□□

□□ RCRB □ Components Register □□□□□□□□□□□□□□□CHBCR □ Register Locator DVSEC □□□ Component Registers for All Other CXL Components □□□□□□□□□□□□□

image-20240709135610271

□□□

□□□□□□□□□□□□□ PCIe □ CXL □□□□□□□□□□□□□blog

https://blog.csdn.net/weixin _40357487/article/details/132553156

CXL _in _CMN

[toc]

CXS

ARM RD _N2 chip to chip CCIX2.0CMN-700 TRM ARM CML _SMP

S CXL CXS CCIX2.0 CML _SMP CCIX2.0

CMN CCG chip CXL

Coherent Multichip Link (CML) device = CCG

A given multi-chip link can be used for: • SMP (CML _SMP) connection • CXL device attachment

A CML device (CCG) can be configured to be used for **CML _SMP** connection or **CXL device attachment**.

For SMP systems, CCG block is required to enable multi-chip SMP communications over a **CXS issue B interface**.

CXL **CXS issue A interface**

CCG

image-20240708132240058

image-20240708132453025

CCG

The **CML RA** node type has the following MPAM modes:

- SMP mode The CML RA passes the MPAM field on the USER field of the request. When snooped, the CML RA receives the MPAM field and passes it through the CHI SNP MPAM field.
- Non-SMP mode The CML RA drops the MPAM field that is received on the CHI request. The CML RA also does not receive MPAM field on CML snoops in this mode.
- CXSA mode The CML RA passes the MPAM field on the USER field of the request, even though CXSA is in non-SMP mode. You can use a configuration bit to enable passing of MPAM attributes when in CXSA mode.

The **CML HA** node type has the following MPAM modes:

- SMP mode The CML HA receives MPAM fields through the USER field of the request and passes them through the CHI MPAM field. On incoming CHI transactions, the CML HA passes CHI MPAM values through on the USER field.

- Non-SMP mode The CML HA drops the MPAM values that it receives on CHI snoop. The CML HA does not receive the MPAM attributes on CML requests.

□□□ CXL □□□□□□ enable **CXSA** mode in RA□

LA □□□□□□□□□□□□ enable CXL□

CCG SAM

CMN CCG □□□□□□□ CXL □□□□ CMN700 □□ type3 □□□□□□□□□□□□ CXL type3 □□□ memory □□□□□□□□□□□ □□□□□ CMN SAM □□□□□□□□□□□□□ CCG □□□

CXL _in _SCP

SCP □□□□□□□ CXL □□□□□□□□□□□□□□□□□□□□□□□□

□□□□ SCP EDK2

CCG □□

- SHA-1: bc14e780c120fc656ce905d6e219078a0006da88
- module/cmn700: configuring CCG for mapping Host address to CXL mem

A Memory region is reserved for CXL Memory. CXL.Mem (0x3fe _0000 _0000) comes under 4TB Chip-0 memory and the whole region is by default configured as SCG. Configured CXL.Mem region in HNF-SAM HTG and CCG SA node IDs for HTGs in following order -

HNF _SAM _CCG _SA _NODEID _REG HNF _SAM _HTG _CFG3 _MEMREGION HNF _SAM _HTG _CFG2 _MEMREGION HNF _SAM _HTG _CFG1 _MEMREGION

CXL Memory region is accessible as Normal memory with above configuration.

This patch maps Host address space to CXL device mem area through CCG node, based on the CXL device memory size, which is discovered by CXL module. CXL module invokes runtime CMN700 API for mapping the host address space and configuring CCG node.

This patch also adds a flag “cxl _mem” in CCG _Config structure for identifying host region and configuration reserved for CXL device memory purpose and thus differentiating from Remote chip memory.

Signed-off-by: Sayanta Pattanayak sayanta.pattanayak@arm.com Change-Id: I988f471db6a6a55f97320519413daedd8ea524fb

config _cmn700.c

N2 □□□□□□□ 0-0x40000000000 □□□□□ SCG □□□

□□□□ HNSAM □□ 0-0x3fe00000000 □□□ CCG-cxl _mem □□□

```
#if (PLATFORM_VARIANT == 1)
static const struct mod_cmn700_ccg_config ccg_config_table_chip_0[] = {
    {
        .remote_rnf_count = 0,
        .remote_mmap_table = {
            .base = UINT64_C(0x3fe00000000),
            .size = UINT64_C(8) * FWK_GIB,
            .type = MOD_CMN700_REGION_TYPE_CCG,
        },
        .ra_mmap_table = {
            {
                .base = UINT64_C(0x3fe00000000),
                .size = UINT64_C(8) * FWK_GIB,
```

```
                .remote_haid = 0,
            },
            { 0 }
        },
        .remote_agentid_to_linkid_map = {
            {
                .remote_agentid_start = (RNF_PER_CHIP * CHIP_0),
                .remote_agentid_end = (RNF_PER_CHIP * CHIP_0)
            },
        },
        .smp_mode = false,
        .cxl_mem  = true,
    },
};
#endif
```

□□□□□ entry□□□ 8G□□□□□□□□ flag cxl _mem□□□□ CCG□

```
static int cmn700_setup_rnsam_ccg_regions(void)
{
    const struct mod_cmn700_config *config;
    const struct mod_cmn700_mem_region_map *region;
    struct cmn700_rnsam_reg *rnsam;
    unsigned int count;
    unsigned int cxra_ldid;
    unsigned int cxra_node_id;
    unsigned int idx;
    uint32_t bit_pos;
    uint32_t group;

    config = ctx->config;
    /* Do configuration for CCG Nodes */
    for (idx = 0; idx < config->ccg_table_count; idx++) {
        region = &config->ccg_config_table[idx].remote_mmap_table;
        if (region->type != MOD_CMN700_REGION_TYPE_CCG) {
            return FWK_E_DATA;
        }

        FWK_LOG_INFO(
            MOD_NAME "  [0x%llx - 0x%llx] %s",
            region->base,
            region->base + region->size - 1,
            mmap_type_name[region->type]);

        /* If the region is for extended memory area like CXL.Mem
         * and connected through CCG then the region shouldn't be
         * marked as Non-Hash region. CXL.Mem region should be part
         * of Hashed cache group area.
```

```
         */
        if (config->ccg_config_table[idx].cxl_mem == true)
            continue;

        for (count = 0; count < ctx->internal_rnsam_count; count++) {
            rnsam = ctx->internal_rnsam_table[count];
```

□□□ CCG □□□□□□ CXL.Mem□□□□□□ non-hash□□□□ hash□

```
static int map_ccg_for_cxl_mem(uint64_t size)
{
    uint32_t idx;
    const struct mod_cmn700_config *config = ctx->config;
    const struct mod_cmn700_ccg_config *ccg_config;

    cmn700_rnsam_stall();

    /* Do configuration of CCG Node for mapping remote CXL Mem area. */
    for (idx = 0; idx < config->ccg_table_count; idx++) {
        ccg_config = &(config->ccg_config_table[idx]);
        if (ccg_config->cxl_mem == true)
            ccg_setup_for_remote_mem(size, ctx, ccg_config);
    }

    cmn700_rnsam_unstall();

    return FWK_SUCCESS;
}
```

□□□□□□□ API□□□□□ CCG CXL.Mem

□□□□□□□□□ rnsam stall □ unstall □□□□□□□□□□□ rnsam □□□□□□□□□□□□□□□□□□□□□□□□ default node□

□□□□□□□□ STATUS □□□□□□□ 0x2□□□□ unstall□enable RNSAM□

□□□□□□□ online □□ RNSAM□□□□□□□□ stall □□□

image-20240708100321441

image-20240708100309041

ccg _setup _for _remote _mem

```
int ccg_setup_for_remote_mem(
    uint64_t size,
    struct cmn700_device_ctx *ctx,
    const struct mod_cmn700_ccg_config *ccg_config)
{
    uint64_t reg_val;
    unsigned int index;
    unsigned int ccg_ldid;
    struct cmn700_hnf_reg *hnf_reg;
```

```
struct cmn700_ccg_ra_reg *ccg_ra_reg;

cmn700_ccg_ctx.is_prog_for_port_agg = false;
/* Enable CXSA */
ccg_ldid = get_ldid(ctx, cmn700_ccg_ctx.is_prog_for_port_agg);
ccg_ra_reg = ctx->ccg_ra_reg_table[ccg_ldid].ccg_ra_reg;

for (index = 0; index < ctx->hnf_count; index++) {
    /* Programming sequence to enable CXL.mem regions inside HNSAM */

    hnf_reg = (struct cmn700_hnf_reg *)ctx->hnf_node[index];

    /* Configuring CCG SA node IDs for HTGs in the HNSAM */
    reg_val = hnf_reg->HNF_SAM_CCG_SA_NODEID_REG[0];
    reg_val &= ~(CMN700_HNF_SAM_CCG_SA_NODEID_MASK);
    reg_val |= get_node_id(ccg_ra_reg);
    hnf_reg->HNF_SAM_CCG_SA_NODEID_REG[0] = reg_val;

    /* CXSA/CXLSA aggregated SA selection function */
    /* □□□□□□ region □□□□□ SN NODE□□ 8SN node, □□□ CXSA □□ */
    hnf_reg->HNF_SAM_HTG_CFG3_MEMREGION[0] |=
        (CMN700_HNF_SAM_HTG_MODE_CXSA <<
        CMN700_HNF_SAM_HTG_SN_MODE_POS);

    /* 64B interleaved */
    /* CXSA □□□□ interleaved □□□□□□□□□□□□□□□□□□□□□□□□ 0□64B */
    reg_val = hnf_reg->HNF_SAM_HTG_CFG3_MEMREGION[0];
    reg_val &= ~(CMN700_HNF_SAM_HTG_SA_DEVICE_INTERLEAVE_CNTL_MASK <<
           CMN700_HNF_SAM_HTG_SA_DEVICE_INTERLEAVE_CNTL_POS);
    hnf_reg->HNF_SAM_HTG_CFG3_MEMREGION[0] |= reg_val;

    /* 1 CXSA/CXLSA port used */
    /* □□□□□□□□□□□□□□□□□□□□ 0 */
    reg_val = hnf_reg->HNF_SAM_HTG_CFG3_MEMREGION[0];
    reg_val &= ~(CMN700_HNF_SAM_HTG_SA_PORTS_CNT_MASK <<
           CMN700_HNF_SAM_HTG_SA_PORTS_CNT_POS);
    hnf_reg->HNF_SAM_HTG_CFG3_MEMREGION[0] |= reg_val;

    /* htg_region_end_addr[51:20] = end address of HTG region */
    reg_val = ccg_config->ra_mmap_table[0].base +
          (size - 1);
    reg_val &= ~(CMN700_HNF_SAM_HTG_REGION_ADDR_RES_MASK);
    hnf_reg->HNF_SAM_HTG_CFG2_MEMREGION[0] |= reg_val;

    /* htg_region_base_addr[51:20] = start address of HTG region */
    reg_val = ccg_config->ra_mmap_table[0].base;
    reg_val &= ~(CMN700_HNF_SAM_HTG_REGION_ADDR_RES_MASK);
```

```
        hnf_reg->HNF_SAM_HTG_CFG1_MEMREGION[0] |= reg_val;

        /* Configuring HTG region as Valid */
        hnf_reg->HNF_SAM_HTG_CFG1_MEMREGION[0] |=
            (UINT64_C(0x1) << CMN700_HNF_SAM_HTG_REGION_VALID_POS);
    }

    /*
     * Program the CXRA SAM with the address range and the corresponding
     * remote HAID.
     */
    program_ccg_ra_sam_addr_region(ctx, ccg_config);

    update_cxl_mem_region(ccg_config->ra_mmap_table[0].base,
                          ccg_config->ra_mmap_table[0].size);

    return FWK_SUCCESS;
}
```

□□□□

□□□□□□□□cxl □□□cxsa enable □□

- RA □ SAM region: □□
- RA □ SAM valid□valid □□□

image-20240708143737820

image-20240708143928830

- CCLA □ flex bus control□ MEM CACHE
- CCLA □ config control□ MEM CACHE

image-20240708143808070

image-20240708144723101

image-20240708144143007

image-20240708144516623

image-20240708144538152

link □

image-20240708145141381

image-20240708145159022

image-20240708145618083

image-20240708145629800

CXL

[toc]

CXL

CXL PCIe

image-20240709112604509

image-20240709112653161

PCIe DVSEC for CXL Devices CXL PCIe DVSEC RCDLDSLDFMLD CXL Device D0F0 DVSEC Device DVSEC Device PCIe Device CXL Device

CXL2.0

PCIe

CXL1.1

RCiEP

HDM Decoder

DDR

DDR Introduction

[toc]

Introduction

SDRAM vs. SRAM

- Synchronous Dynamic Random Access Memory
- Static RAM

image-20240725093325332

SRAM SDRAM

image-20240725103832027

DDR3 SDRAM

image-20240725094537472

- 18b
-
- 8 bank -> BA[2:0], 3 bit 8
- A15b
- 10b;
- 8192

Row Address16 A0-A15

Column Address10 A0-A9

Bank Bank Address3 BA0-BA2

4 8

image-20240725101809984

256Mb Configuration

| | 256Mb x 4 | 128Mb x 8 | 64Mb x 16 | | ———————– | ———– | ——— | ——— | | # of Banks | 8 | 8 | 8 | | Bank Address | BA0 - BA2 | BA0 - BA2 | BA0 - BA2 | | Auto precharge | A10/AP | A10/AP | A10/AP | | BC switch on the fly | A12/BC# | A12/BC# | A12/BC# | | Row Address | A0 - A13 | A0 - A13 | A0 - A12 | | Column Address | A0 - A9,A11 | A0 - A9 | A0 - A9 | | Page size | 1 KB | 1 KB | 2 KB |

2Gb Configuration

| | 512Mb x 4 | 256Mb x 8 | 128Mb x 16 | | ———————– | ———– | ——— | ———- | | # of Banks | 8 | 8 | 8 | | Bank Address | BA0 - BA2 | BA0 - BA2 | BA0 - BA2 | | Auto precharge | A10/AP | A10/AP | A10/AP | | BC

switch on the fly | A12/BC# | A12/BC# | A12/BC# | | Row Address | A0 - A14 | A0 - A14 | A0 - A13 | | Column Address | A0 - A9,A11 | A0 - A9 | A0 - A9 | | Page size | 1 KB | 1 KB | 2 KB |

DDR4 SDRAM

image-20240725095148736

Row Address16 A0-A15

Column Address10 A0-A9

Bank Bank Address2 BA0-BA1

Bank Bank Group Address2 BG0-BG1

DDR5 SDRAM

image-20240725100117145

Row Address16 A0-A15

Column Address10 A0-A9

Bank Bank Group Address2 BA0-BA1

Bank Bank Address3 BG0-BG2

Command Address CA

1. Channel
2. Module Channel
3. Rank DDR SDRAM Module Rank Rank Rank CS _n SDRAM
4. Chip DDR SDRAM 64 Rank 8 x8 Chip
5. Bank Group DDR4 Bank Group DDR4 Bank Group tCCD _L
6. Bank Bank Row Bank Activate/Precharge
7. Row Activate/Precharge
8. Column Column n Cell n SDRAM
9. Cell Cell 1 bit

- **Row Column**DDR
- **Page**
- 1024 1024

2K page 1024 x16 2 B 2KB

8N [illegible]

[illegible] 32 [illegible] 4 [illegible]8 [illegible] 8N[illegible]

[illegible] 32 [illegible]

[illegible]

[illegible]

[illegible]DQ[illegible]DQS [illegible] DM[illegible]

image-20240725110000495

fly-by [illegible] DRAM [illegible]

CLK/CLK#[illegible]DQS[illegible]AD [illegible] CMD [illegible]

DQ [illegible]

[illegible] DQ [illegible] 8 [illegible]kua [illegible]DQ [illegible]

Write Leveling

[illegible] Fly-by Topology [illegible]

[illegible] SDRAM [illegible] DQS [illegible] CK [illegible]DQ[illegible]DQS[illegible]

DQS[illegible]Data Strobe[illegible] CK[illegible]Clock[illegible]

DQS [illegible]

CK [illegible]

DQ [illegible] DQ [illegible]

[illegible] DQS [illegible] DQS-DQS# [illegible] CK [illegible] DQ [illegible] DDR3 [illegible] 01010101 [illegible] DQS-DQS# [illegible] DQ [illegible] 0 [illegible] 1 [illegible] Write leveling [illegible]

[illegible]

1. [illegible] SDRAM [illegible] Write Leveling [illegible] SDRAM [illegible] DQS [illegible] CK [illegible] DQ
2. [illegible] DQS [illegible] DQS [illegible] DQ [illegible] 0-1 [illegible]`0011111111111111111110000`[illegible] 0[illegible] 1[illegible] 0
3. [illegible] DQS [illegible] DQ [illegible] 0 [illegible] 1 [illegible]DQS [illegible] CK [illegible]
4. [illegible] SDRAM [illegible] Write Leveling [illegible]

Read Leveling

[illegible] SDRAM [illegible]

[illegible]

[illegible]

1. [illegible] SDRAM [illegible] Pattern [illegible]
2. [illegible] 0 [illegible]
3. [illegible]
4. [illegible] 1[illegible] 0
5. [illegible] 1 [illegible]

[illegible] 0-1 [illegible]Write Leveling [illegible] 0-1 [illegible] 0-1 [illegible] Read Leveling [illegible] [illegible] Read Centering[illegible]

Spec

SDRAM [illegible] JEDEC [illegible]

- JESD79F: DDR SDRAM
- JESD79-2F: DDR2 SDRAM
- JESD79-3F: DDR3 SDRAM
- [JESD79-4D: DDR4 SDRAM](https://www.jedec.org/document _search?search _api _views _fulltext=jesd79-4 ddr4)
- JESD79-5B: DDR5 SDRAM

[illegible] DDR [illegible] LPDDR [illegible]

- JESD209B: LPDDR SDRAM
- JESD209-2F: LPDDR2 SDRAM
- JESD209-3C: LPDDR3 SDRAM
- JESD209-4D: LPDDR4 SDRAM
- JESD209-5B: LPDDR5 SDRAM

[illegible] HBM [illegible] SDRAM [illegible]

- JESD235D: HBM
- JESD238A: HBM3

[illegible] GDDR SGRAM [illegible]

- SDRAM3.11.5.8 R16.01: GDDR4 SGRAM
- JESD212C.01: GDDR5 SGRAM
- JESD232A.01: GDDR5X SGRAM
- JESD250D: GDDR6 SGRAM

[illegible]

https://www.cnblogs.com/sky-heaven/p/15948268.html

Blog

https://zhuanlan.zhihu.com/p/26327347

LeetCode

□□□□□□□□□□□□□□□□

| □□□□ | □□□□□□□□ | □□□□□□□□ | □□□□□□□□ | □□□□□ | □□□□□ | | ————————- | —————— | —————— | —————— | ——- | ———— | | □□□□ (Bubble Sort) | O(n) | O(n^2) | O(n^2) | O(1) | □□ | | □□□□ (Selection Sort) | O(n^2) | O(n^2) | O(n^2) | O(1) | □□□ | | □□□□ (Insertion Sort) | O(n) | O(n^2) | O(n^2) | O(1) | □□ | | □□□□ (Quick Sort) | O(n log n) | O(n log n) | O(n^2) | O(log n) | □□□ | | □□□□ (Merge Sort) | O(n log n) | O(n log n) | O(n log n) | O(n) | □□ | | □□□ (Heap Sort) | O(n log n) | O(n log n) | O(n log n) | O(1) | □□□ |

C □□□□

[toc]

C □□□□□

static □□

extern □□

□□□□□□□□

C □□□□□□

C □□□□□□

C □□□□□□□□□□

□□ C □□□□□□□□□□□□□□□□□

image-20240729163935134

C □□□□□□□

```
#include <stdio.h>

int check_endianness() {
    union {
        unsigned int i;
        unsigned char c[4];
    } test_union;

    test_union.i = 0x01020304;

    if (test_union.c[0] == 1) {
        return 1; // □□
    } else {
```

```
        return 0; // 创创
    }
}

int main() {
    if (check_endianness()) {
        printf("创创 (Big-endian)\n");
    } else {
        printf("创创 (Little-endian)\n");
    }
    return 0;
}
```

test _union.i □□□□ 0x01020304□□□□□ 32 □□□□□□□ 4 □□□□

□□□□□□□□□Big-endian□□□□□□□□□□□□□01 02 03 04□

□□□□□□□□□Little-endian□□□□□□□□□□□□□04 03 02 01□

□□ 64 □□□□□□ 0□1 □□□

Brian Kernighan □□□□□□□□□□□□□□□□□□ 1□

Brian Kernighan □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

x=x&(x-1)

image-20240729164839182

```
#include <stdio.h>
#include <stdint.h>

void count_bits(uint64_t number, int *count_zeros, int *count_ones) {
    *count_ones = 0;
    while (number) {
        number &= (number - 1);
        (*count_ones)++;
    }
    *count_zeros = 64 - *count_ones;
}

int main() {
    uint64_t number = 0b11010101;  // 创创创
    int count_zeros, count_ones;
    count_bits(number, &count_zeros, &count_ones);
    printf("Number of 0s: %d, Number of 1s: %d\n", count_zeros, count_ones);
    return 0;
}
```

MSB LSB

□□ 64 □□□□□□□□□□□□□□Highest Significant Bit, MSB□□□□□□□□□Least Significant Bit, LSB□□□□□

```c
#include <stdio.h>
#include <stdint.h>

// □□□□□□□□□LSB□□□□
int find_lsb(uint64_t number) {
    if (number == 0) return -1;  // □□□□ 0□□□□□□□
    int position = 0;
    while ((number & 1) == 0) {
        number >>= 1;
        position++;
    }
    return position;
}

// □□□□□□□□□MSB□□□□
int find_msb(uint64_t number) {
    if (number == 0) return -1;  // □□□□ 0□□□□□□□
    int position = 63;
    while ((number & (1ULL << position)) == 0) {
        position--;
    }
    return position;
}

int main() {
    uint64_t number = 0b11010101;  // □□□
    int lsb_position = find_lsb(number);
    int msb_position = find_msb(number);

    if (lsb_position != -1) {
        printf("LSB position: %d\n", lsb_position);
    } else {
        printf("The number has no LSB (number is 0).\n");
    }

    if (msb_position != -1) {
        printf("MSB position: %d\n", msb_position);
    } else {
        printf("The number has no MSB (number is 0).\n");
    }

    return 0;
}
```

memory copy

```
561 void *memcpy(void *dest, const void *src, size_t count)
562 {
563         char *tmp = dest;
564         const char *s = src;
565 
566         while (count--)
567                 *tmp++ = *s++;
568         return dest;
569 }
```

Bit Map

[toc]

338.

```
vector<int> ans;
    int countOnes(int nums) {
        int numOnes = 0;
        while(nums){
            nums &= (nums - 1);
            numOnes++;
        }
        return numOnes;
    }
    vector<int> countBits(int n) {
        for (int index = 0; index <= n; index++) {
            ans.push_back(countOnes(index));
        }
        return ans;

    }
```

Brian Kernighan 1

Brian Kernighan

x=x&(x-1)

□□□

[toc]

□□□□□□□□□□□□□□□□□□

□□□

while □□□□□□□□□□□□□□□□□□□□□□□□□□□

- □□ mid □□□□□□□□
- □□□□□□□□□□□□□□□

```++
class Solution {
public:
    int searchInsert(vector<int>& nums, int target) {
        int left = 0;
        int right = nums.size() - 1;
        while(left<=right) {
            // □□□□□□□□left + right □□□□ int max
            // □□□□□□□□□□□□□□□□□□□□□□□□□□□□
            int mid = left + ((right -left) >> 1);
            if (nums[mid] > target) {
                // □□□
                right = mid - 1;
            } else if (nums[mid] < target) {
                // □□□
                left = mid + 1;
            } else {
                return mid;
            }
        }
        //□□□
        return left;

    }
};
```

[74. □□□□□□□](#)

□□□□□□□□ for □□□□□□□□□□□

□□□□□□□□□□□□□ **mid** □□□□□□□□□

```++
class Solution {
public:
```

```
    bool searchMatrix(vector<vector<int>>& matrix, int target) {
        int left = 0;
        int right = matrix.size() * matrix[0].size() - 1;

        while (left <= right) {
            int mid = left + ((right - left) >> 1);
            int mid_value = matrix[mid/matrix[0].size()][mid%matrix[0].size()];
            // printf("%d \n", mid_value);

            if (target == mid_value) {
                return true;
            } else if (target > mid_value) {
                //right
                left = mid + 1;
            } else {
                right = mid - 1;
            }
        }
        // for (int x = 0; x < matrix.size(); x++) {
        //     for (int y = 0; y < matrix[0].size(); y++) {
        //         // printf("x-y: %d - %d □ %d\n", x, y, matrix[x][y]);
        //         if (target == matrix[x][y]) {
        //             return true;
        //         }
        //     }
        // }
        return false;

    }
};
```

34. [illegible]

[illegible]

[illegible] first [illegible] last [illegible]

```
++
class Solution {
public:
    vector<int>  ans;
    vector<int> searchRange(vector<int>& nums, int target) {
        int left = 0;
        int right = nums.size() - 1;

        int first = -1;
        int last = -1;
```

```
// □□□□□□□
if (nums.size() == 0) {
    ans.push_back(-1);
    ans.push_back(-1);
    return ans;
}

while (left<=right)
{
    /* code */
    int mid = left + ((right - left) >> 1);
    if (nums[mid] == target){
        first = mid;
        right = mid -1;
    } else if (nums[mid] > target) {
        //
        right = mid -1;
    } else {
        left = mid + 1;
    }
}

left = 0;
right = nums.size() - 1;

while (left<=right)
{
    /* code */
    int mid = left + ((right - left) >> 1);
    if (nums[mid] == target){
        last = mid;
        left = mid +1;
    } else if (nums[mid] > target) {
        //
        right = mid -1;
    } else {
        left = mid + 1;
    }
}

ans.push_back(first);
ans.push_back(last);
return ans;
```

```
    }
};
```

33. □□□□□□□□□

□□□□□□□□□□□□□□□

□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□□□□□□□□□□□□□□□

```
++
class Solution {
public:
    int search(vector<int>& nums, int target) {
        int left=0,right=nums.size()-1;
        while(left<=right){
            int mid=left+(right-left)/2;
            if(target==nums[mid]) return mid;
            // □□□□□□□
            if(nums[left]<=nums[mid]){
                // □□□□□□□□□□□□□□□□□
                if(target>=nums[left]&&target<nums[mid]){
                    right=mid-1;
                }else{
                    // □□□□□□
                    left=mid+1;
                }
            }else{
                // □□□□□□□
                if(target>nums[mid]&&target<=nums[right]){
                    left=mid+1;
                }else{
                    right=mid-1;
                }
            }
        }
        return -1;
    }
};
```

153. □□□□□□□□□□□□□□□

[illegible]

[toc]

160. [illegible]

[illegible]

[illegible]

[illegible]

- [illegible]

```
++
class Solution {
public:
    ListNode *getIntersectionNode(ListNode *headA, ListNode *headB) {

        if (headA == NULL || headB == NULL) {
            return NULL;
        }
        ListNode *pa = headA;
        ListNode *pb = headB;
        while (pa != pb) {
            pa = (pa == NULL ? headB : pa->next);
            pb = (pb == NULL ? headA : pb->next);
        }
        return pa;
    }
};
```

206. [illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

```
++
ListNode* reverseList(ListNode* head) {
        ListNode *pre = nullptr;
        ListNode *curr = head;
```

```
        while (curr □= NULL) {
            /* □□□□□□□□□□□ temp □□□□□□□□□□□□□□□□ */
            ListNode * temp = curr->next;
            curr->next = pre;
            pre = curr;
            curr = temp;
        }

        return pre;
```

92. □□□□ II

□□□□□□□□□□

234. □□□□

□□□□□□□□□□□□□□□□□□□□ index □□□

```
++
vector<int> nums;

        ListNode* p = head;

        while (p != nullptr) {
            nums.push_back(p->val);
            p = p->next;
        }

        for (int i = 0, j = (int)nums.size() - 1; i < nums.size()/2; i ++, j--) {
            if (nums[i] != nums[j]) {
                return false;
            }
        }
        return true;
```

141. □□□□

□□□□

□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□ false.

```
++
       if (head == NULL || head->next == NULL) {
            return false;
        }

        ListNode * fast = head->next;
```

```
        ListNode * slow = head;

        while(fast != slow) {
            if (fast == NULL || fast->next == NULL) {
                return false;
            }

            fast = fast->next->next;
            slow = slow->next;
        }
        return true;
```

□□□□

□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

```
class Solution {
public:
    bool hasCycle(ListNode *head) {
        unordered_set<ListNode*> table;
        while(head) {
            if (table.find(head) != table.end()) {
                return true;
            }
            table.insert(head);
            head = head->next;
        }
        return false;

    }
};
```

142. □□□□ II

□□□□□□□□□□

□□

□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□□□□□□□

□□□□ a□□□□ b

f=2s

f=s+nb□f □ s □□□□ n □

□□□□□□

s=nb

□□□□□□□□□□□□□□□□□□□□□□□□□□□□

[illegible] Jb [illegible]

[illegible]

++

```
class Solution {
public:
    ListNode *detectCycle(ListNode *head) {
        if (head == NULL || head->next == NULL) {
            return NULL;
        }
        ListNode* fast = head;
        ListNode* slow = head;

        while(true) {
            if (fast == NULL || fast->next == NULL) {
                return NULL;
            }
            fast = fast->next->next;
            slow = slow->next;
            if (fast == slow) {
                break;
            }
        }

        if (fast == slow) {
            ListNode* ptr = head;
            while (ptr != slow) {
                slow = slow->next;
                ptr = ptr->next;
            }
            return ptr;
        }
        return NULL;
    }
};
```

[illegible]

[illegible]

```
class Solution {
public:
    ListNode *detectCycle(ListNode *head) {
        unordered_set<ListNode*> table;
        while(head){
            if (table.find(head) != table.end()) {
                return head;
            }
```

```
            table.insert(head);
            head = head->next;
        }
        return NULL;

    }
};
```

21. □□□□□□□□□□

++

```
    ListNode* mergeTwoLists(ListNode* list1, ListNode* list2) {
        if (list1 == nullptr) {
            return list2;
        } else if (list2 == nullptr) {
            return list1;
        } else if (list1->val < list2->val) {
            list1->next = mergeTwoLists(list1->next, list2);
            return list1;
        } else {
            list2->next = mergeTwoLists(list1, list2->next);
            return list2;
        }
    }
```

24. □□□□□□□□□□□□

□□□

1. □□□
2. □□□
3. □□□□

++

```
class Solution {
public:
    ListNode* swapPairs(ListNode* head) {
        if (head == nullptr || head->next == nullptr) {
            return head;
        }
        // □□□□□□□□□□□□□□□□□□
        ListNode* newHead = head->next;
        // □□□□□□□□□□□□□□□□□ newhead □□□□□□□□□
        head->next = swapPairs(newHead->next);
        // □□□□□□□□□□□□□□□□□□□□□□□□□□□□
        newHead->next = head;
```

```
        // □□□□□□□□□□□□□□□□
        return newHead;
    }
};
```

25. K □□□□□□□□

□□□□□□□□□□ K □□□□□□□□□□□ head□

□□□□ K □□□□□□□□□□□□□□□□□□□

```
++
class Solution {
public:
    ListNode* reverseKGroup(ListNode* head, int k) {
        ListNode *p = head;
        // □□□□□□□□□□*K*□□□□□□□□□□□ head□
        // □□□□□□□ K □□□□□□□□□□□□
        for(int i = 0; i < k; i++) {
            if(!p) return head;
            p = p->next;
        }

        // *K*□□□□□□□
        ListNode *q = head;
        ListNode *pre = nullptr;
        while(q != p) {
            ListNode *tmp = q->next;
            q->next = pre;
            pre = q;
            q = tmp;
        }

        // □□
        head->next = reverseKGroup(p, k);
        return pre;
    }
};
```

2. □□□□

□□□□□□□□□□□□□

□□□l1 = [2,4,3], l2 = [5,6,4]
□□□[7,0,8]
□□□342 + 465 = 807.

□□□□□□□□□□□□□□□□□□□□□□□□□□

```
++
class Solution {
public:
    ListNode* addTwoNumbers(ListNode* l1, ListNode* l2) {
        ListNode *head = nullptr, *tail = nullptr;
        int carry = 0;
        while (l1 || l2) { //□□□□
            // □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□ 0
            int n1 = l1 ? l1->val: 0;
            int n2 = l2 ? l2->val: 0;
            // □□□□□□□□□□□□□□□□
            int sum = n1 + n2 + carry;
            // □□ head □□□□□□□□□□□□
            // □ 10 □□□□□□□□□ 10 □□□□□□□□□□□□□□□□□
            if (!head) {
                head = tail = new ListNode(sum % 10);
            } else {
                tail->next = new ListNode(sum % 10);
                tail = tail->next;
            }
            // □□□□□□□
            carry = sum / 10;
            // □□□□□□□□□□□□□□□□
            if (l1) {
                l1 = l1->next;
            }
            if (l2) {
                l2 = l2->next;
            }
        }
        // □□□□□□□□□□□□□□□□□□
        if (carry > 0) {
            tail->next = new ListNode(carry);
        }
        return head;
    }
};
```

19. □□□□□□□□ N □□□

□□□□□□□□□□□□□□□□□□ dummy head

```
++
class Solution {
public:
    ListNode* removeNthFromEnd(ListNode* head, int n) {
        if (head == nullptr || head->next == nullptr) {
```

```
            return nullptr;
        }
        ListNode* dummy = new ListNode(0, head);
        ListNode* p1 = head;
        ListNode* p2 = dummy;

        for (int i = 0; i < n; i++) {
            p1 = p1->next;
        }

        while(p1){
            p1 = p1->next;
            p2 = p2->next;
        }

        p2->next = p2->next->next;

        ListNode* ans = dummy->next;
        delete dummy;

        return ans;

    }
};
```

146. LRU □□

□□□□□□□

138. □□□□□□□□

□□□□□□□□□□□□□□□□□□□□□□□□□□

□□□□□□□□□ hash □□□□□□□□ value□□□□□□□□

□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□□□□□□□□□□□□□□ DNA □□□□□□□

```
++
class Solution {
public:
  unordered_map<Node*,Node*>hmap;
    Node* copyRandomList(Node* head) {
        Node *p=head;
        // □□□□□□□□□□□□□□□□□□□ DNA □□□
        // □□□□□ value□□□□□□□□□
        while(p){
      hmap.insert({p,new Node(p->val)});
```

```
            p=p->next;
    }
        // □□□□□□□□□□□
    p=head;
    while(p){
            // □□□□ next □□
      hmap[p]->next=hmap[p->next];
            // □□□□ random □□
      hmap[p]->random=hmap[p->random];
            p=p->next;
    }
    return hmap[head];
    }
};
```

147. □□□□□□□□□□

```
++
class Solution {
public:
    ListNode* insertionSortList(ListNode* head) {
        // □□□□□□□□□
        if (head == nullptr) {
            return head;
        }

        // □□□□□□□□□□□□□□□□□
        ListNode* dummyHead = new ListNode(0);
        dummyHead->next = head; // □□□□□□□□□□□□□□□□□

        ListNode* lastSorted = head; // □□□□□□□□□□□□□□□□
        ListNode* curr = head->next; // □□□□□□□□□

        // □□□□□□□□□□□
        while (curr != nullptr) {
            // □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□ lastSorted □□□□
            if (lastSorted->val <= curr->val) {
                lastSorted = lastSorted->next;
            } else {
                // □□□□□□□□□□□□□□□□□□
                ListNode* prev = dummyHead;
                while (prev->next->val <= curr->val) {
                    prev = prev->next;
                }

                // □□□□□□□□□□□□□
                lastSorted->next = curr->next;
```

```
                curr->next = prev->next;
                prev->next = curr;
            }

            // [illegible]
            curr = lastSorted->next;
        }

        // [illegible]
        return dummyHead->next;
    }
};
```

PCIe [illegible]

[148. [illegible]]()

```
[illegible]head = [4,2,1,3]
[illegible][1,2,3,4]
```

[23. [illegible] K [illegible]]()

[illegible]

C [illegible] **ctype.h** [illegible]

[illegible]

| int isalpha(int c) | [illegible] | | ——————————————————————— | ————————————— | | int isdigit(int c) | [illegible] | | int islower(int c) | [illegible] | | int tolower(int c) | [illegible] | | int toupper(int c) | [illegible] |

125. [illegible]

```
创创: s = "A man, a plan, a canal: Panama"
创创创true
创创创"amanaplanacanalpanama" 创创创创创
```

[illegible]

[illegible]

```
++
class Solution {
public:
    bool isPalindrome(string s) {
        string temp;
        for (auto c:s) {
            if (isdigit(c)) temp += c;
            if (islower(c))  temp += c;
            if (isupper(c))  temp += tolower(c);
        }
        std::cout<<temp<<std::endl;

        int left = 0;
        int right = temp.length() - 1;
        while (left < right) {
            if (temp[left] == temp[right]) {
                left++;
                right--;
            } else {
                return false;
            }
        }
        return true;

    }
};
```

392. [illegible]

[illegible] `"ace"` [illegible] `"abcde"` [illegible] `"aec"` [illegible]

□□□□□□□□

□□□□□□□□□□ i □ j□□□□□ s □ t □□□□□□□□□□□□□□□□□□□□□□ i □ j □□□□□□□ s □□□□□□□□□□□□□ j □□□i □□□□□□□ t □□□□□□ □□□□ s□

```
++
class Solution {
public:
    bool isSubsequence(string s, string t) {
        int l_s = s.length();
        int l_t = t.length();
        int i = 0, j = 0;

        while(i < l_s && j < l_t) {
            if (s[i] == t[j]) {
                i++;
            }
            j++;
        }
        return i == l_s;

    }
};
```

□□□

[toc]

1. □□□□

□□□nums = [2,7,11,15], target = 9
□□□[0,1]
□□□□□□ nums[0] + nums[1] == 9 □□□□ [0, 1] □

□□□□□□□□□□□□□□□

```++
class Solution {
public:
    vector<int> twoSum(vector<int>& nums, int target) {
        unordered_map<int ,int> table;
        for (int i = 0; i < nums.size(); i++) {
            auto it = table.find(target - nums[i]);
            if (it != table.end()) {
                return {it->second, i};
            }

            table[nums[i]] = i;

        }

        return {};

    }
};
```

49. □□□□□□□□

□□: strs = ["eat", "tea", "tan", "ate", "nat", "bat"]
□□: [["bat"],["nat","tan"],["ate","eat","tea"]]

```++
class Solution {
public:
    vector<vector<string>> groupAnagrams(vector<string>& strs) {

        // □□□□□□□□□□key □□□□□□□□□□□value □□□□□□□□□□
        unordered_map<string, vector<string>> map;

        // □□□□□□□□□□□□□□□□□
        for (auto str:strs){
            string key = str;
```

```
            sort(key.begin(), key.end());
            map[key].push_back(str);
        }

        // □□□□□□□□□□□□□□□□□□□ ans □
        vector<vector<string>> ans;
        for (auto it = map.begin(); it != map.end(); it++) {
            ans.push_back(it->second);
        }
        return ans;

    }
};
```

128. □□□□□□□

□□□nums = [100,4,200,1,3,2]
□□□4
□□□□□□□□□□□□□□ [1, 2, 3, 4]□□□□□□□ 4□

```
++
class Solution {
public:
    int longestConsecutive(vector<int>& nums) {
        // □□□□□□□□, □□□□□□□□□
        unordered_set<int> num_set;
        for (const int& num : nums) {
            num_set.insert(num);
        }

        int longestStreak = 0;

        for (const int& num : num_set) {
            // □□ num - 1 □□ num_set □□□□ num □□□□□□□□□□□□
            if (!num_set.count(num - 1)) {
                int currentNum = num;
                int currentStreak = 1;

                // □ num □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
                // □□□□□□□□□□□□ currentStreak□
                while (num_set.count(currentNum + 1)) {
                    currentNum += 1;
                    currentStreak += 1;
                }

                // □□ max □□□□ longestStreak□
                // □□□□□□□□□□□□□□□□□
                longestStreak = max(longestStreak, currentStreak);
```

```
            }
        }

        return longestStreak;
    }
};
```

□□□

[toc]

283. □□□

□□□□□□□ nums□□□□□□□□□□□ 0 □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□

□□: nums = [0,1,0,3,12]
□□: [1,3,12,0,0]

□□□□□□□ 0□□ 0□□□□□□□□□□□□□□□□□□□□□□ 0□□□□□□□□

```++
class Solution {
public:
    void moveZeroes(vector<int>& nums) {
        int n = nums.size(), left = 0, right = 0;
        while (right < n) {
            if (nums[right]) {
                swap(nums[left], nums[right]);
                left++;
            }
            right++;
        }
    }
};
```

11. □□□□□□□□

```++
class Solution {
public:
    // □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
    int maxArea(vector<int>& height) {
        int left = 0, right = height.size() - 1;  // □□□□□□□□□
        int maxArea = 0;  // □□□□□□□□□□ 0

        // □□□□□□□□□□□□□
        while (left < right) {
            // □□□□□□□□□□□□□□□□□□□□□
            int currentArea = (right - left) * min(height[left], height[right]);
            // □□□□□□□
            maxArea = max(maxArea, currentArea);

            // □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
            if (height[left] < height[right]) {
                left++;
```

```
            } else {
                right--;
            }
        }

        return maxArea;  // 创创创创创创
    }
};
```

15. □□□□□

□

[toc]

20. □□□□□

□□□□□□□□ '('□')'□'{'□'}'□'['□']' □□□□ s □□□□□□□□□□□□

□□□□□□□□□□□□□□□□□□□□□ ([{])} □□□□□□□□□□□□□□□□□

□□

```
++
class Solution {
public:
    bool isValid(string s) {
        int n = s.size();
        if (n % 2 == 1) {  // □□□□□□□□□□□□□□□□□□ false
            return false;
        }

        // □□□□□□□□□□□□□□
        unordered_map<char, char> pairs = {
            {')', '('},
            {']', '['},
            {'}', '{'}
        };

        stack<char> stk;  // □□□□□□□□□

        // □□□□□□□□□□□□□□
        for (char ch: s) {
            if (pairs.count(ch)) {  // □□□□□□□
                // □□□□□□□□□□□□□□□□□□□□□□□□□□□□ false
                if (stk.empty() || stk.top() != pairs[ch]) {
                    return false;
                }
                stk.pop();  // □□□□□□□□□□□□□□
            } else {
                stk.push(ch);  // □□□□□□□□□□□□□□
            }
        }

        return stk.empty();  // □□□□□□□□□□□
    }
};
```

155. □□□

□□□□□□ push □pop □top □□□□□□□□□□□□□□□□□□□□□□

□□

□□□□□□□□□□□□□□□□□□□□□□□

++

```
class MinStack {
public:
    stack<int> x_stack;
    stack<int> min_stack;

    MinStack() {
        min_stack.push(INT_MAX);
    }

    void push(int val) {
        x_stack.push(val);
        min_stack.push(min(min_stack.top(), val));
    }

    void pop() {
        x_stack.pop();
        min_stack.pop();
    }

    int top() {
        return x_stack.top();
    }

    int getMin() {
        return min_stack.top();
    }
};

/**
 * Your MinStack object will be instantiated and called as such:
 * MinStack* obj = new MinStack();
 * obj->push(val);
 * obj->pop();
 * int param_3 = obj->top();
 * int param_4 = obj->getMin();
 */
```

394. □□□□□

```
□□□s = "3[a]2[bc]"
□□□"aaabcbc"
```

++

```
string decodeString(string s) {
    string ans = "";  // □□□□□□□□□□□□

    stack<int> num_stk;     // □□□□□□□□
    stack<string> str_stk;  // □□□□□□□

    int temp_num = 0;       // □□□□□□□□□□□□
    int len_s = s.size();   // □□□□□□□□

    for (int i = 0; i < len_s; i++) {
        if (isdigit(s[i])) {
            temp_num = temp_num * 10 + s[i] - '0';  // □□□□□□□
        } else if (isalpha(s[i])) {
            ans = ans + s[i];  // □□□□□□□□□□□
        } else if (s[i] == '[') {
            num_stk.push(temp_num);     // □□□□□□□□□
            temp_num = 0;               // □□ temp_num
            str_stk.push(ans);          // □□□□ ans □□□
            ans = "";                   // □□ ans□□□□□□□□□□□
        } else if (s[i] == ']') {
            int times = num_stk.top();      // □□□□□□
            num_stk.pop();                  // □□□□□□□□□
            string temp = str_stk.top();    // □□□□□□□□□□
            str_stk.pop();                  // □□□□□□□□

            // □ ans □□ times □□□□□ temp □
            for (int j = 0; j < times; ++j) {
                temp += ans;
            }

            ans = temp;  // □□ ans □□□□□□□
        }
    }

    return ans;  // □□□□□□□□□□
}
```

739. □□□□

```
□□: temperatures = [73,74,75,71,69,72,76,73]
□□: [1,1,4,2,1,1,0,0]
```

□□

++

```cpp
vector<int> dailyTemperatures(vector<int>& temperatures) {
    int n = temperatures.size();  // [illegible]

    vector<int> ans(n, 0);  // [illegible] 0
    stack<int> st;  // [illegible]

    for (int i = 0; i < temperatures.size(); i++) {
        // [illegible]
        while (!st.empty() && temperatures[i] > temperatures[st.top()]) {
            auto t = st.top();  // [illegible]
            st.pop();  // [illegible]
            ans[t] = i - t;  // [illegible]
        }
        st.push(i);  // [illegible]
    }

    return ans;  // [illegible]
}
```

System Design

[redacted]

[redacted]

system-design-primer

System Design Overview

Tool

Tool

Git

□□ git bash □ git status □□□□□□

□ git □□□□ `core.quotepath` □□□□ false□ quotepath □□□□□□ □□`--global` □□□□□□

git bash □□□□□□□

```
git config --global core.quotepath false
```

[toc]

Meeting Minutes

One on One

manager manager second manager arch Jun one one

2024 Reading

[toc]

1566

——

GPT-4 ChatGPT

ARM