# Contents

NoteBook	3
	4
XXXX	5
NoC XXXX	14
XXXXX	22
SoC	31
₩	33
₩	54
	60
Memory consistency and cache coherence	64
	69
RISC-V MMMM	72
Cache as RAM & On chip memory	73
EDK2 System Table	74
EDK2 Event	76
EDK2 Memory Map	89
os	90
XXXXXXXX	92
ACPI	93
CEDT	102
AMBA	105
PCIe	
ARM N2 XXXX	
PCIe XXXXXXX	
PCIe XXXX	129
CXL	140
CXL XXX	
CXL in CMN	145
CXL in SCP	
CXL 🔯	
DDR	153
XXXXXXXX	
LeetCode	
C XXXX	
Bit Map	

		180
		183
	□	185
Syst	tem Design	189
•	System Design Overview	
Too		190
	Git	190
ໝ.		191
	XXXXXXX	192
	2024 Reading	193

# NoteBook

- XXXXXXXXXX
- MXMXXXXX
- XXXXX

by Zhenqiu

[toc]
image-20240711133545527
$ =  \times $
MANAMANANA MAN B MANAMAN
image-20240711134934686
image-20240711140707047
4G XXX4K XXXXX 2^20 XXXXXXXXX 4BXXXXXX 4M XXXXXX
MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM

XIXIXIX

image-20240711141407243

☑ 14.5 ☒☒☒☒☒☒☒☒☐ VA[31:20]☒☒☒☒☒☒☒☒☐ 12 ☒☒☒☒☒☐ 4096 ☒☒☒☐ VA[19:12]☒☒☒☒☒☒☐ 8

☑ 256 ☒☒☒☒☒☐ 26 KB ☒☒☐ ☒☐

☑ 16 KB ☒☒☐ ☒☐

☑ 16 KB ☒☒☐ ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒☐

☑ 270 ☒

ARM64 XXXXXXX XXXXXX 3 XXXX 4 XXXX

X86 XXXXXXXX 5 XXXX

ARM64

ARM64 MXXXXX MMU XX TLB XXXXXXXX Table Walk Unit TWU XXXXX

image-20240711143546582

☑ SMP☑ Symmetric Multi-Processor☑ ☑☑☑☑☑ ☑☑☑ ☑☑☑ ☑ MMU ☑ TLB ☑☑☑☑

image-20240711144032889

MX

MANAMANAMAN MAN 1M MANAMANAMAN Intermediate Physical Address IPAMANAMAN 2MM IPA MANAMAN PAM

ARMy8 XXXXXXX 4 KBX 16 KB X 64 KB X 3 XXXXXX

#### 48 XXXXXXXX4K XXXXXXX

image-20240711145404168

#### XXXXX

image-20240711145908203

#### XXXXXXX

AArch64 MMMMM L0ML3 MMMMMMMMMM MM L0ML2 MMMMMMMM 14.17 MM image-20240711150047513

#### L3 Entry

image-20240711150252333

XIXIX

## XIXIXIX

**SMMU** 

[toc]

#### XXX SMMUXXXXXX

MMU-700 ⊠⊠

#### MMU ⊠ SMMU ⊠

image-20240704172717749

#### SMMU ⊠

image-20240704172835264

image-20240704172210004

1⊠SMMU A ⊠ complex device ⊠XXXXXXXXX

a. central translation table walker

b. XXX device XXX PCIe XXXXXXXX

image-20240704173417659

**MMU-700** ⊠

image-20240704174121552

image-20240704174321677

The MMU-700 contains the following key components: **Translation Buffer Unit (TBU)** The TBU contains Translation Lookaside Buffers (TLBs) that cache translation tables. The MMU-700 implements a TBU that can be connected to single master or multiple masters. It is also possible to connect multiple TBUs to a single master to improve performance. These TBUs are local to the corresponding master and can be one of the following:

- ACE-Lite TBU
- LTI TBU

**Translation Control Unit (TCU)** The TCU controls and manages the address translations. The MMU-700 implements a single TCU. In MMU-700-based systems, the AMBA® DTI protocol defines the standard for communicating with the TCU. See the AMBA® DTI Protocol Specification.

**DTI** interconnect The DTI interconnect connects multiple TBUs to the TCU

TBU XXXXXXI PA XXXI PA

image-20240704184219326

image-20240704183355432

image-20240704183407823

TLB XXX

The TBU contains Translation Lookaside Buffers (TLBs) that cache translation tables.

TBU XXXX cacheXXX micro TLB XXX mainTLBX

XIXIXIX

PA = F(streamID, substreamID, Address)

step1.master pcie controller VA transaction

step2.SMMU XXX VAXXX SMMU \_CRO.SMMUEN XXXXXX SMMU,XXXXXXX bypass,X VA XX PA XX DMA XX,XXXX StreamID XXXX STE;

MM STE.Config MMMMM Stage 1 MM, MMMMMM VA MMMM IPA MMM Stage 2 MMM, MMMM STE.S1ContextPtr MM SubStreamID MMMM CD, MMMMMM Stage 1 translation table MM ASID, MM Stage 1 translation table walk, M VA MMM IPA MMM Stage 2 MMM;

MXXXXXX untranslated transaction, PCle ATS translation request/PRI

#### XXXX PA

- TBU 🛭 TLB 🖾 🖾 TAN PA

step3.SMMU XXI PA XXI transaction

image-20240704185719424

#### 

#### XIXIXIX

image-20240705110509333

image-20240705110521407

#### CD

image-20240705131054747

image-20240705131413291

MANAM SubStreamID MANA CD MSubStreamID MANAMAMAMAMAMAMAMAM SubStreamIDM

## SMMU command queue ⊠ event queue

#### streamID substreamID

#### **StreamID**

StreamID is generated from the PCI RequesterID so that **StreamID[15:0] ==RequesterID[15:0]** 

#### SubstreamID

The SubstreamID is equivalent to a **PCIe PASID**. Because the concept can be applied to non-PCIe systems, it has been given a more generic name in the SMMU. The maximum size of SubstreamID, 20 bits, matches the maximum size of a PCIe PASID.

c2k XX StreamID N I 24XXX StreamID[23:0]

StreamID[15:0] pcie 
☐ RequesterID[15:0].

StreamID[23:16] A Root Complex A root complex A id A A Root Complex A Root Comple

SubstreamID ፟ pcie ☐ PASID

[toc]

#### XXX SVA X

image-20240705132416014

#### SVA ⊠

- device \( \text{cpu} \) \( \text{CPU} \)
- $\boxtimes$  DMA  $\boxtimes$  cpu  $\boxtimes$  CPU  $\boxtimes$  DMA page

#### 

- 2. IO page fault XXXXX PCIe X PRI
- 3. MMU 🛭 IOMMU 🖾 🖾

#### 

SVA MXXXXMMU M SMMU MXXXXXXXX page table SMMU MXXX 64bit EAMMU MXXX 64bit EA M SLB

image-20240705132753779

#### **PASID**

image-20240705133326367

# Intel IOMMU\(\text{\text{V}}\text{VT-d}\(\text{\text{\text{\text{M}}}\(\text{\text{\text{M}}}\)

image-20240705133458991

# Nvidia UVA

# NoC XXXX CHI 🖾 [toc] CHI XXXX MXXXXXXXXX SoC XXXXXXXX MMMMMM image-20240715093501311 Component \*\*HNX\*\*XX cache XXXXX CMN700 XXHNF XX SLCXCombined PoS/PoC(ordering)XSnoop Filter \*\*SNX\*\*XXXX HN XXX image-20240715094002408 XIXIXIX image-20240715093341219 \*\*Network \*\*\* \*\* transaction \*\*\* packet \*\* SAM \*\*\* SAM \*\*\* flit \*\* \*\*Link XXXXXXXX\*\*XXX Flit XXXXXX4 X 6 X channelX Protocol | Type | Transaction Type | Description | | --- | ------ | ------ | | | Read | ReadNotSharedDirty | | Read | ReadUnique | |

CleanShared | MANAGAMANA | | Snoop | MakeUnique | MANAGAMANA | |

Snoop | Evict | MANAMANAMAN | Snoop | StashOnce | MANAMAN | Snoop |

XXXX transaction flow

image-20240715100839260

- 1. RN-F sends a Read request to HN-F.
- 2. HN-F sends a Read request to SN-F

The ID field values in the Read request are based on where the data response is to be sent. Data can be sent to the Requester or to the HN-F.

- 1. SN-F sends a data response directly to RN-F.
- 2. RN-F sends CompAck to HN-F as the request is ReadShared and requires CompAck to complete the transaction.

#### Network 🛭

XX tansaction XXXX SAM XXXX packet XXX srcid Xtgtid XXXXXX

SAM XX RNSAM, HNSAM

Link 🛭

4 Ø 6 Ø channelØ

TX: RSP DATA REQ

**RX: RSP DATA SNP** 

image-20240715094934665

XXXXXX

Cache line states

image-20240715102852878

**MESI** 

#### **MOESI**

#### XIXIXIX

#### XXXXXX

MAMAMAM HN MAMAMAM directory MAMAMAM snoop MAMAMAMAM cache MAMAMAMAM ddr MAM

#### 

image-20240715104218584

## CHI

Interface MANAWA directory-based MANAWA CHIMCoherent Hub

#### XIXIXIX

#### XX

#### 

#### 

#### XXXXX

#### XX

#### XX

#### XIXIXIX

• DVM

#### NoC

[toc]

#### 

#### 

- 5. MANNETWORK-on-Chip, NoCM a. MANNETWORK b. MANNETWORK b.

image-20240724100350615

#### $\boxtimes$ 1. $\boxtimes$

MAXIMAM core MAXIM FIFO MAXIMAM ring MAXIMAM core MAXIM FIFO MAXIMAM FIFO

image-20240724100555990

MXXXXXXXXXXXXXIIntel 🛚 Skylake MXXXXXXXXXXII Mesh XXXX

image-20240724100623758

#### XXXXXX

- 1. XXXXXXX——XXXXXXXXXXXXXXX
- 2. <u>Efficient Barrier Implementation on the POWER8 Processor</u>
- 3. **XXXXXXXXXX**

#### **CMN700**

[toc]

#### CMN-700 ⊠ HNF/HNI/HNP ⊠

#### **HNF**

#### DRAM XXXXXX HNF XXXX

#### HNF⊠

- 1. **System Level Cache** ⊠ The System Level Cache (SLC) is a last-level cache. The SLC allocation policy is exclusive for data lines, except where sharing patterns are detected and pseudo-inclusive for code lines, as indicated by the RN-Fs. All code lines can be allocated into the SLC on the initial request. When MTE is enabled, SLC stores data and tags.
- 2. **Combined PoS/PoC** ☑ The combined Point-of-Serialization/Point-of-Coherency (PoS/PoC) is responsible for the ordering of all memory requests sent to the HN-F. Ordering includes serialization of multiple outstanding requests and actions to the same line, and request ordering as required by the RN-F.
- 3. **Snoop Filter** ⊠ The Snoop Filter (SF) tracks cachelines that are present in the RN-Fs. It reduces snoop traffic in the system by favoring directed snoops over snoop broadcasts when possible. This approach substantially reduces the snoop response traffic that might otherwise be required.

MANAMANAN snoop MANAMANAN MANAMANAN MANAMANAN MANAMAN MANAMAN

#### HNI

The I/O coherent Home Node (HN-I) is a Home Node for all CHI transactions targeting AMBA subordinate devices

The HN-I acts as a proxy for all the RNs of CMN-700, converting CHI transactions to ACE5-Lite transactions. The HN-I includes support for the correct ordering of Arm device types.

The HN-I does not support caching of any data read from or written to the downstream ACE5-Lite I/O subordinate subsystem. Any cacheable request that is sent to the HN-I does not result in any snoops being sent to RN-Fs in the system. Instead, the request is converted to the appropriate ACE5-Lite read or write command and sent to the downstream ACE5-Lite subsystem.


If an RN-F caches data that is read from or written to the downstream ACE5-Lite I/O subordinate subsystem, coherency is not maintained. Any subsequent access to that data reads from or writes to the ACE5-Lite I/O subordinate subsystem directly, ignoring the cached data

There are HN-I types with extra functionality. These types include:

- HN-T HN-I that has a debug trace controller and DVM Node. CMN-700 can have zero or more HN-I and HN-T instances.
- HN-D HN-I that has a debug trace controller, DVM Node, and configuration subordinate. CMN-700 must have exactly one HN-D instance.
- HN-P HN-I that is optimized for peer-to-peer PCIe traffic.
- HN-V A device that includes an HN-I and DVM Node (DN).

#### **HNP**

The I/O coherent Home Node with PCIe optimization (HN-P) is a device that includes the HN-I functionality and dedicated trackers for PCIe peer-to-peer traffic. HN-P can only be used to connect to PCIe subordinates.



XXXXXX

XIX

[toc]

XXXXXX

ARM M7 ⋈ Arm v7 ⋈⋈32 ⋈⋈

XXXXXX

image-20240710140146524

Address Exception Type

0x00000000 Reset

0x00000004 Undefined Instruction
0x00000008 Software Interrupt (SWI)

FI0

0x000001C

XXX

#### XXX

- XXXXXX
- MXXXX
- MXXXX

## **™Exception**

#### 

#### XIXIX

#### XIXIX

- XXXXXXXXX
- XXXXX
- XXXXX

#### MX

## 

PSTATE MAXIMAMAMAMAMAMAM CPU MAXIMAMAM ù IMAMAMAM IRQM ù FAMAMAMAM FIQM

image-20240710144034412

image-20240710143838604

# **™XXXXX NVIC ⊠ GIC**

#### 

## GIC⊠Generic Interrupt Controller⊠

#### 

- GICv3 🛮 GICv4 🖾 🖾 🖽 🖂

#### MX

- NVIC⋈- ⋈⋈⋈ Cortex-M ⋈⋈⋈⋈⋈

- GIC⋈- ⋈⋈⋈ Cortex-A ⋈⋈⋈⋈⋈

#### **ARM GIC**

[toc]

#### GIC 🕅

MMMMMMMM core MMMMMMMMM PCIe MMMMMMMM 500 MMMM

image-20240710145328332

C2K XXXX GIC V4.1.

XIXIXIX

image-20240710153531028

MSI 🖾

image-20240710153547516

#### GIC-V3

#### GIC-V4

GICv4 XXX GICv3 XXXXXXXXXX

1. **vPE** 

- 1. XXXXXXX

- 1. XXXXXXXXXX

- 1 XXXXXXXXXXX

- MXXXXXVVLPI Control
- 1. XXXXXXXXXXX

- 1. XXXXXXXX

#### XIXIXIX

#### GIC 🖾

image-20240710151348491

- SGI MANAMANASGI MM Linux MANAMANA MMInter-Processor Interrupt IPIM MANAMAN CPU

SGI 🛮 PPI 🖾 CPU 🖾 🖎 SPI 🖾 CPU 🖎 🖎

image-20240710152635739

#### **GIC-700**

GIC-700 XXXXX

image-20240710152546004

gic-v3 MAMM Distributor Medistributor MCPU interface MITS MInterrupt Translation Service M

- Distributor ⚠️ SPI ☒️ SPI ☒️ priority ☐ affinity ☐ trigger-type ☒️ Spi ☒️ Spi ☒️ Redistributor ☐
- Redistributor XXXX PPI XLPI XXXX priority affinity trigger-type XXXX PPI XLPI XX CPU interface

XXXX linux kernel 5.10⊠

| MANN | MAN | MAN | | ----- | ----- | ----- | | SGI | 0 - 15 | MAN PE MANN | | PPI | 16 - 31 | MAN PE MANN | SPI | 32 - 1019 | | MANN | 1020 - 1023 | | MANN | 1024 - 1055 | | MANN | 1056 - 1119 | GICv3.1 MANN | MANN | 1120 - 4095 | | MANN | SPI | 4096 - 5119 | GICv3.1 MANN | | MANN | 15120 - 8191 | | LPI | 8192 - | MANN | MANN | |

image-20240710153719002

image-20240710153330434

XXXXXX

GCIXX GIC Cluster InterfaceXXXXXX cluster XXX RedistributorXX c2000 XXXX EXG XXXXX clusterXXXXXX coreX8 X threadXXXXXX GCI XXXXXX 8 X Redistributor

c2k XXXX ICI XXXXXXXXX ARM X CPU interface XX

#### SGI 🖾

MXXXXXIII core A MXXXXIII CPU interface MXXIII GICD MXXXXXIII threaddd GICR MXXIII interface MXXIII thread III I

#### PPI 🖾

MXXXXPPI MXXXXXXX GICRXXX interface XXXXX threadX

፟ EXG ፟ EX timer ፟

#### SPI 🖾

XXX PCIe XXXXXXXXXX

#### LPI 🖾

MXXXXMSI MXXITS MXXXXXXXX GICRXGICR XXX interface XXXX threadX

image-20240710160158086

#### 

- a) Device table XXXXXX device XXX ITT XXXXXX
- b) ITT XXXXXXX event id \( \text{collection id } \( \text{XXXXXX} \)
- c) Collection table XXXX collection id X GICR XXXXXX
- 1. ITS MANAMANAM ITS MANAMANAM ITS MANAMANAM CMDQ MAN

distributor(GICD)

WWW.WWW.GICD WWW.WW.WW.WW.WW. ITS WWW.WW. GICDW.GICD WWW. ddr WW.WW.WW. GICRW.c2k WW.WW.WW.WW.WW. arm WW.WW.WW.WW.WW.WW.

# X86 APIC

# **RISCV AIA**

[toc]

# SoC

# Cortex M3 MCU

[toc]

## **M3**

image-20240710142634874

# MCU XXXX

image-20240709153614160

image-20240709153633986

## 

image-20240709154314824

image-20240709154051664

#### ARM N2

- 4. AMBA (Advanced Microcontroller Bus Architecture)

- 7. SMMU (System Memory Management Unit)

MXXXXXXXXX Arm Neoverse N2 reference design Technical Overview

image-20240704104921533

#### ARM XXXXXX

- 1. MANAMANABMC MANAMAN C2000 CHIP M POR Nopervsoc MANAMANAM
- 2. 🛮 otprom valid 🖾 🛣 SCP SRAM 🖺 BISR 🖾 MPVO(SCP) 🖾 ROM 🖾 otprom 🖾 MXXXXXXXX
- 3. ⊠ SCP XXXXXX SRAM⊠
- 4. SCP ROM FW & GPIO MAXMAN CHIP ID, MA CHIP ID MAXMAN CHIP;
- 6. ☑ CHIP ☑ SCP ☒☒☒☒☒ QSPI;
- 7. 🛮 CHIP 🖺 SCP 🖾 🖾 CHIP 🖾 🛣 CHIP 🖾 🛣 CHIP 🖾 🛣
- 8. 🛮 CHIP 🖺 SCP 🖾 XXXX CHIP SCP 🖾 XXXXX
- 9. 🛮 CHIP 🖺 SCP 🖺 QSPI 🖾 🖾 SCP RAM FW 🖾 CHIP 🖺 SRAM;
- 11. 🛮 CHIP 🖺 SCP 🖾 SKAM, 🖾 SCP RAM FW:
- 12. 🛮 CHIP 🖺 SCP 🖾 QSPI 🖾 C2C 🖾 🖎 🖎 🖎 SCP 🖾 SCP 🖾
- 13. \( \times \) CHIP \( \times \) SCP \( \times \) CHIP \( \times \) SCP \( \times \) XXXXXX C2C \( \times \) XXXXXX C2C;
- 14. ☑ SCP ☒️ CHIP ID ☒☒️ CMN☒OCM(SLC)☒ SAM;
- 15. ☑ CHIP ☑ SCP ☒☒☒☒ MCP RAM FW,☒☒ MCP(☒☒☒)☒+
- 16. SCP XXXXX CHIP XXXX L2XNCUXSCOM/FIR;+
- 17. ☑ CHIP ☑ SCP ☒☒☒☒ Hostboot base ☒☒☒ CHIP ☒ OCM(SLC);+
- 18. 🛮 CHIP 🖺 SCP 🖾 CHIP 🖾 🖾 CHIP

## **⊠** core-hostboot

- 1. 🖾 kernel other thread spinlock, 🖾 thread 🖾 thread
- 2. M hostboot kernel MMMMMM C/C++M main MM+
- 3. M hostboot kernel MMMMMMM
- 4. XXX MMU(SLB/TLB),XX DIMM XXXXXXXX OCM(SLC,XXXXXX 28 X\* 2MB=56MBXXXXX 3/4XX
- 5. XXXXXXXXX TB XXX CPU XXX
- 6. ☑ Scratch ☒☒☒☒☐ FSP/BMC;
- 7. XX CPU XX init main XXX
- 8. 🖾 kernel other thread spinlock 🖺 1🖾 thread 🖾 thread

- 9. hostboot 🖾 task 🖾 task 🖾 user 🖾 kernel 🖾 hypersior 🖾
- 10. init main XXXX VFS;

#### 🛛 init 🖾

- 1. XX initservice XXX

- 4. XXXXXX hostboot extended image XXXXXXXX
- 6. MIXIX istepdisp MXXXXX hostboot MXXXXXX
- 7. 🛮 istep 🖾 🖾 🖂 istep 🖾 🖾 🖂 🖂 🖂 istep 🖾 🖾 🖂 istep 🖾 🖾 🖂 istep 🖾 istep 🖾 istep 🖂 istep istep
- 9. ⊠ payload(skiboot,OPAL)⊠

#### **⊠** core-skiboot

- 1. XXXXXXXXXXXXC2000 XXX skiboot XXXXXXXXX
- 3. \( \text{thread} \) thread \( \text{MX} \text{boot flag=1,} \) thread \( \text{MXX} \text{Thread} \)
- 4.  $\boxtimes$  thread  $\boxtimes$  main cpu entry,  $\boxtimes$  thread  $\boxtimes$  secondary cpu entry;
- 5. XXX uart(console);
- 6. XXX skiboot XXXXXXX/XXXXX
- 7. XX skiboot XXXXXXXX
- 8. XXX opal call table;
- 9. hostboot device tree HDAT;
- 10. XX DT XXX SCOM/eSPI(LPC):
- 12. XX DT XXX homerXC2000 XXXXXXXX
- 14.⊠ opal **□** DT;

- 18.XXXXXX CPUXthreadXXXXXXXXX
- 19.XX sresetXXXX CPU XXXXXXX
- 20.XXX TODXXX TOD XXX
- 21.XXX sensor XXX OPAL XXX
- 22.XXXXXXXXXXXXX
- 23.NV XXXX
- 24. XXXXXII jiayu XXXXXX
- 25.XXXXXTPMXXXXX
- 26. XXX opal console(UART) XXX
- 1. PCIE HB XXXX PCIE XXX (RC XXXXCXL X PCIe XXXdevice tree XXXXX)
- 28.PCIE SLOT
- 29 XXXXXXXXXX
- 30.
- 32. 🖾 boot loader 🖾

image-20240704111929075

image-20240704111945789

CMN OCM(on chip memory) \( \times L3 \) cache \( \times L3 \) DDR \( \times L3 \) \( \times L3

☑ OCM ☑ memory ☑☑☑☑CMN OCM(on chip memory) ☑☑☑ 28\*2=56M ☑☑☑☑☑ 3/4☑☑☑ 3/4☑☑☑ 32M☑

XXXXXX

SCP ram XXX DDR training XXXXXX OCM XXXX flash XXXXXXX DDR XXXXX

XXXXXX

SCP XXX OCM XXXXXX DDRXXX OCMXXX OCMXXX Cache XXX

hostboot ☒ skiboot ☒ 0x800 0000 ☒

## RISC-V XXXXXX

# XX

Firmware XXXXXXX

image-20240711102511545

# ARM64 vs RISC-V

image-20240711103010418

uboot XXXXXX EDK2XXXX PEI XXXXXXX DXE XXXXX

image-20240711103301123

ZSBL: SCP ROM

FSBL: SCP RAM

# Cache as RAM & On chip memory

 $X\!I\!X$ 

## 

x86 XXX Cache as RAM, CAR;

ARM ☒☒☒ On Chip Memory☒OCM☒

CAR

## **EDK2 System Table**

```
image-20240729101921741
// Allocate the EFI System Table and EFI Runtime Service Table from
EfiRuntimeServicesData
 // Use the templates to initialize the contents of the EFI System Table and EFI
Runtime Services Table
 //
  gDxeCoreST = AllocateRuntimeCopyPool (sizeof (EFI SYSTEM TABLE),
&mEfiSystemTableTemplate);
 ASSERT (gDxeCoreST != NULL);
  gDxeCoreRT = AllocateRuntimeCopyPool (sizeof (EFI_RUNTIME_SERVICES),
&mEfiRuntimeServicesTableTemplate);
  ASSERT (gDxeCoreRT != NULL);
  gDxeCoreST->RuntimeServices = gDxeCoreRT;
XXXX
///
/// EFI System Table
///
typedef struct {
 ///
 /// The table header for the EFI System Table.
 ///
 EFI TABLE HEADER
                                   Hdr;
 ///
 /// A pointer to a null terminated string that identifies the vendor
 /// that produces the system firmware for the platform.
 ///
  CHAR16
                                   *FirmwareVendor;
 ///
 /// A firmware vendor specific value that identifies the revision
 /// of the system firmware for the platform.
 ///
 UINT32
                                   FirmwareRevision;
 ///
 /// The handle for the active console input device. This handle must support
 /// EFI_SIMPLE_TEXT_INPUT_PROTOCOL and EFI_SIMPLE_TEXT_INPUT_EX_PROTOCOL.
 ///
  EFI_HANDLE
                                   ConsoleInHandle;
 ///
  /// A pointer to the EFI_SIMPLE_TEXT_INPUT_PROTOCOL interface that is
```

```
/// associated with ConsoleInHandle.
 ///
 EFI_SIMPLE_TEXT_INPUT_PROTOCOL *ConIn;
 /// The handle for the active console output device.
 ///
 EFI HANDLE
                                 ConsoleOutHandle;
 ///
 /// A pointer to the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL interface
 /// that is associated with ConsoleOutHandle.
 ///
 EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL *ConOut;
 ///
 /// The handle for the active standard error console device.
 /// This handle must support the EFI SIMPLE TEXT OUTPUT PROTOCOL.
 EFI HANDLE
                                 StandardErrorHandle;
 ///
 /// A pointer to the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL interface
 /// that is associated with StandardErrorHandle.
 EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL *StdErr;
 /// A pointer to the EFI Runtime Services Table.
 ///
 EFI RUNTIME SERVICES *RuntimeServices;
 ///
 /// A pointer to the EFI Boot Services Table.
 ///
 EFI BOOT SERVICES
                                 *BootServices;
 /// The number of system configuration tables in the buffer ConfigurationTable.
 ///
 UINTN
                                 NumberOfTableEntries;
 ///
 /// A pointer to the system configuration tables.
 /// The number of entries in the table is NumberOfTableEntries.
 ///
 } EFI SYSTEM TABLE;
```

#### **EDK2 Event**

[toc]

MX

#### 

## 

□ PC/AT □ UEFI □ UEFI □ 8254 □ Timer□ Timer□ mode 3□ 1.1931816MHz□ tick □ TimerPeriod□ 1.1931816MHz□ 1.193181816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.193181816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.193181816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.193181816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.193181816MHz□ 1.1931816MHz□ 1.1931816MHz□ 1.

#### Timer ₩

## 

- \*\*1.\*\*
- \*\*2.\*\*
- \*\*3.\*\*
- \*\*4.\*\* Timer Archprotocol M install MAN EVT \_NOTIFY \_SIGNAL MAN Event MANAGEM
- \*\*5.\*\* Sytem time M mEfiSystemTime = mEfiSystemTime+ 1Tick(100ms)
- 6. ☑ timer event list ☒☒☒☒☒☒☒☒☒☒☐ event☒☒☒☒☒☐ BS->SignalEvent ☒ signal ☒☒☐

BS->SignalEvent—>CoreNotifyEvent—>CoreRestoreTpl—>CoreDispatchEventNotifies—>A. A. EVT

\_NOTIFY \_SIGNAL AND count Event->SignalCount = 0 AND Event->NotifyFunction (Event, Event->NotifyContext)

\*\*8.\*\*

- 1. gEventQueue— XXXXXXXXII list of event's to notify for each priority levelXXXXXXXXXXXXII

```
3. gEventSignalQueue — A list of events to signal based on EventGroup type
4. M EVT NOTIFY WAIT W event BS-> CoreCheckEvent->CoreNotifyEvent-
>CoreRestoreTpl->CoreDispatchEventNotifies XXXXXXXXXX gEventQueue XX IEvent XXXX
• IRQ1: ☒☒
• IRQ3: ☒☒☒ 2☒COM2☒
• IRQ4: ☒☒☒ 1☒COM1☒
• IRQ5: XXXXXXXXXXXX
• IRQ6: XXXXX
• IRQ7: ☒☒☒ 1☒LPT1☒
event 🖾
//
// Task priority level
#define TPL_APPLICATION
#define TPL_CALLBACK
                     8
#define TPL_NOTIFY
                     16
#define TPL HIGH LEVEL
31
XXXXXX
image-20240716144753316
☑ DXE main ☑ 🖾
 // Initialize the Event Services
 Status = CoreInitializeEventServices ();
. . .
 // Register for the GUIDs of the Architectural Protocols, so the rest of the
```

```
// EFI Boot Services and EFI Runtime Services tables can be filled in.
 // Also register for the GUIDs of optional protocols.
 CoreNotifyOnProtocolInstallation ();
Called by the platform code to process a tick.
 @param Duration
                              The number of 100ns elapsed since the last call
                              to TimerTick
**/
VOID
EFIAPI
CoreTimerTick (
 IN UINT64 Duration
 IEVENT
               *Event;
 //
 // Check runtiem flag in case there are ticks while exiting boot services
 CoreAcquireLock (&mEfiSystemTimeLock);
 //
 // Update the system time
 mEfiSystemTime += Duration;
 // If the head of the list is expired, fire the timer event
 // to process it
 if (!IsListEmpty (&mEfiTimerList)) {
   Event = CR (mEfiTimerList.ForwardLink, IEVENT, Timer.Link, EVENT_SIGNATURE);
   if (Event->Timer.TriggerTime <= mEfiSystemTime) {</pre>
     CoreSignalEvent (mEfiCheckTimerEvent);
   }
 }
```

CoreReleaseLock (&mEfiSystemTimeLock);

}

```
/**
 Initializes "event" support.
 @retval EFI_SUCCESS Always return success
**/
EFI STATUS
CoreInitializeEventServices (
 VOID
  )
{
  UINTN
              Index;
  for (Index=0; Index <= TPL_HIGH_LEVEL; Index++) {</pre>
    InitializeListHead (&gEventQueue[Index]);
  }
  CoreInitializeTimer ();
  CoreCreateEventEx (
    EVT_NOTIFY_SIGNAL,
    TPL NOTIFY,
   EfiEventEmptyFunction,
    NULL,
    &gIdleLoopEventGuid,
    &gIdleLoopEvent
    );
  return EFI_SUCCESS;
}
• MXXXXXX gEventQueue— MXXXXXXA list of event's to notify for each priority level
/**
 Initializes timer support.
**/
VOID
CoreInitializeTimer (
 VOID
  )
{
 EFI_STATUS Status;
  Status = CoreCreateEventInternal (
             EVT_NOTIFY_SIGNAL,
```

```
TPL_HIGH_LEVEL - 1,
            CoreCheckTimers.
            NULL,
            NULL.
            &mEfiCheckTimerEvent
            );
 ASSERT_EFI_ERROR (Status);
}
#include <Uefi.h>
#include <Library/UefiBootServicesTableLib.h>
#include <Library/UefiLib.h>
EFI_EVENT TimerEvent;
EFI_EVENT ExitBootServicesEvent;
BOOLEAN TimerTriggered = FALSE;
VOID EFIAPI TimerEventHandler(
   IN EFI_EVENT Event,
   IN VOID *Context
) {
   TimerTriggered = TRUE;
   Print(L"Timer event triggered!\n");
}
EFI_STATUS
EFIAPI
UefiMain(
   IN EFI_HANDLE ImageHandle,
   IN EFI_SYSTEM_TABLE *SystemTable
) {
   EFI STATUS Status;
   Status = gBS->CreateEvent(
       EVT_TIMER | EVT_NOTIFY_SIGNAL,
       TPL_CALLBACK,
       TimerEventHandler,
       NULL.
       &TimerEvent
   );
   if (EFI_ERROR(Status)) {
       Print(L"Failed to create event: %r\n", Status);
       return Status;
   }
```

```
// 000001000
   Status = gBS->SetTimer(
       TimerEvent,
       TimerRelative,
       10000000 // 100ns □□□10000000 = 1 □
   );
   if (EFI_ERROR(Status)) {
       Print(L"Failed to set timer: %r\n", Status);
       gBS->CloseEvent(TimerEvent);
       return Status;
   }
   // 000000
   while (!TimerTriggered) {
       gBS->Stall(100000); // [] 100ms
   }
   // 🔲
   gBS->CloseEvent(TimerEvent);
   return EFI_SUCCESS;
}
typedef struct {
   UINT32 Type;
   EFI_TPL NotifyTpl;
   EFI_EVENT_NOTIFY NotifyFunction;
   VOID *NotifyContext;
   BOOLEAN Triggered;
} EFI_EVENT_INTERNAL;
EFI_STATUS
EFIAPI
CreateEvent (
   IN UINT32 Type,
   IN EFI_TPL NotifyTpl,
   IN EFI_EVENT_NOTIFY NotifyFunction,
   IN VOID *NotifyContext,
   OUT EFI_EVENT *Event
) {
   EFI_STATUS Status;
   EFI_EVENT_INTERNAL *NewEvent;
   // 0000
```

```
if (Event == NULL || (Type & EVT_NOTIFY_SIGNAL & NotifyFunction == NULL)) {
       return EFI_INVALID_PARAMETER;
   }
   // ПППП
   NewEvent = AllocateZeroPool(sizeof(EFI EVENT INTERNAL));
   if (NewEvent == NULL) {
       return EFI_OUT_OF_RESOURCES;
   }
   // ПППППППП
   NewEvent->Type = Type;
   NewEvent->NotifyTpl = NotifyTpl;
   NewEvent->NotifyFunction = NotifyFunction;
   NewEvent->NotifyContext = NotifyContext;
   NewEvent->Triggered = FALSE;
   Status = RegisterEvent(NewEvent);
   if (EFI ERROR(Status)) {
      FreePool(NewEvent):
      return Status;
   }
   // ПППППП
   *Event = (EFI_EVENT)NewEvent;
   return EFI_SUCCESS;
}
🛮 event 🖾 🖾
 if ((Type & EVT NOTIFY SIGNAL) != 0 \times 000000000) {
   // The Event's NotifyFunction must be queued whenever the event is signaled
   InsertHeadList (&gEventSignalQueue, &IEvent->SignalLink);
 }
MX
Signals the event. Queues the event to be notified if needed.
```

```
@param UserEvent
                               The event to signal .
 @retval EFI INVALID PARAMETER Parameters are not valid.
 @retval EFI SUCCESS
                               The event was signaled.
**/
EFI_STATUS
EFIAPI
CoreSignalEvent (
 IN EFI EVENT UserEvent
  )
/**
  Queues the event's notification function to fire.
 @param Event
                              The Event to notify
**/
VOID
CoreNotifyEvent (
 IN IEVENT
            *Event
 )
{
 //
 // Event database must be locked
 ASSERT LOCKED (&gEventQueueLock);
 //
 // If the event is queued somewhere, remove it
 //
 if (Event->NotifyLink.ForwardLink != NULL) {
   RemoveEntryList (&Event->NotifyLink);
   Event->NotifyLink.ForwardLink = NULL;
 }
 //
 // Queue the event to the pending notification list
 //
 InsertTailList (&gEventQueue[Event->NotifyTpl], &Event->NotifyLink);
  gEventPending |= (UINTN)(1 << Event->NotifyTpl);
}
```

## 

#### 

#### CoreTimerTick XXXX

```
/**
  Lowers the task priority to the previous value. If the new
  priority unmasks events at a higher priority, they are dispatched.
  @param NewTpl New, lower, task priority

**/
VOID
EFIAPI
CoreRestoreTpl (
```

```
IN EFI TPL NewTpl
XIXIXIX
 EFI TPL
          OldTpl;
 EFI TPL
          PendingTpl;
XXXXXXX
 OldTpl = gEfiCurrentTpl;
 if (NewTpl > OldTpl) {
   DEBUG ((EFI_D_ERROR, "FATAL ERROR - RestoreTpl with NewTpl(0x\%x) > 0ldTpl(0x\%x)\n",
NewTpl, OldTpl));
  ASSERT (FALSE);
 }
 ASSERT (VALID_TPL (NewTpl));
XXXXXXX
 if (OldTpl >= TPL_HIGH_LEVEL && NewTpl < TPL_HIGH_LEVEL) {</pre>
   gEfiCurrentTpl = TPL HIGH LEVEL;
 }
XXXXXXX
while (gEventPending != 0) {
   PendingTpl = (UINTN) HighBitSet64 (gEventPending);
   if (PendingTpl <= NewTpl) {</pre>
    break;
   }
   gEfiCurrentTpl = PendingTpl;
   if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {</pre>
    CoreSetInterruptState (TRUE);
   }
```

```
CoreDispatchEventNotifies (gEfiCurrentTpl);
 }

    MM PendingTpl MMMMM NewTplMMMMMM

gEfiCurrentTpl = NewTpl;
 if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {</pre>
  CoreSetInterruptState (TRUE);
 }
}
CoreDispatchEventNotifies XXXX
/**
 Dispatches all pending events.
 @param Priority
                  The task priority level of event notifications
                   to dispatch
**/
VOID
CoreDispatchEventNotifies (
 IN EFI TPL
        Priority
XIXIXIX
 IEVENT
          *Event;
 LIST_ENTRY
          *Head;
```

```
CoreAcquireEventLock ();
 ASSERT (gEventQueueLock.OwnerTpl == Priority);
 Head = &gEventQueue[Priority];
MXIXIXIXIXIX
while (!IsListEmpty (Head)) {
 Event = CR (Head->ForwardLink, IEVENT, NotifyLink, EVENT_SIGNATURE);
 RemoveEntryList (&Event->NotifyLink);
 Event->NotifyLink.ForwardLink = NULL;
• Event = CR (Head->ForwardLink, IEVENT, NotifyLink, EVENT SIGNATURE):
XX SIGNAL XXXX
 if ((Event->Type & EVT_NOTIFY_SIGNAL) != 0) {
  Event->SignalCount = 0;
CoreReleaseEventLock ();
 ASSERT (Event->NotifyFunction != NULL);
  Event->NotifyFunction (Event, Event->NotifyContext);
CoreAcquireEventLock ();
 }
```

# **EDK2 Memory Map**

# 

Get Memory Map

 $\underline{https://blog.csdn.net/xiaopangzi313/article/details/109928878}$ 

https://www.lab-z.com/stu5/

MX

## XXXXXXX

[toc]

## 

#### Windows XXXX

- 1. FAT32\(\text{MFile Allocation Table 32\(\text{MAX}\)

## macOS XXXX

- 1. APFSMApple File System SSD MANAGEMENT SSD MANAGE

## Linux XXXX

- 1. ext4\(\times\)Fourth Extended File System\(\times\)-\(\times\)Courth\(\time

#### 

1. exFAT⊠Extended File Allocation Table⊠

M

1. ZFS⊠Zettabyte File System⊠

 $\boxtimes$ 

#### **RAID**

[toc]

MX

#### XX RAID XXXXXXX

- RAID 0
- RAID 1
- RAID 5
- RAID 10 MRAID 1+0 MAID 1 MAI

image-20240715131609095

## RAID 3

#### RAID 5

#### RAID 6

## XX

- RAID 3
- RAID 5
- RAID 6

SSD

[toc]

XX

image-20240715134556835

MANN flash controller MANN MANN ECCM

# [toc]

#### XXXXXXX

image-20240715133452696

#### XIXIXIXIX

MMMMM - MMM

image-20240715133751005

- (1) MON MAXIMANA MAXIMA MAXIMANA MAXIMA MAXIMA MAXIMANA MAXIMANA MAXIMANA MAXIMANA MAXIMANA MAXIMANA MAXIMANA M

- (7) Librados 🖾 IbRADOS 🖾 PHP 🖺 RUBY 🖺 Java 🖺 Python 🖺 C++ 🖾 🖾 🖾 RADOS 🖾 RADOS

**XXX**Blog

## MXXXXXXX

## Hypervisor

[toc]

#### Introduction

## XIXIXIX

- Type 1 Hypervisor
- MIXIX CPUMMMMMMMM

- VMware ESXi⊠Citrix Hypervisor ⊠ Microsoft Hyper-V ⊠ Type 1 Hypervisor ☒☒☒☒☒

## Type 2 Hypervisor

## 

#### XIXIXIX

- VMware Workstation Player⊠VMware Workstation Pro ⊠ VirtualBox ⊠ Type 2 hypervisor ₩₩₩₩ image-20240718133210715

## XIXIXIX

## **RVirt**

RVirt MIT PDOS 2018 MN Rust MN RISC-V Type-1 hypervisor RVirt MN RISC-V MN R

## **Bao-hypervisor**

M Bao MINN RISC-V MANAXIMM Hypervisor Extension II rocket chip M CVA6 MANAXIMM

## **Xvisor**

☑ 2019 ☑ Xvisor ☑☑☑☑ RISC-V ☑☑☑☑☑☑ RISC-V ☑☑☑☑☑☑ RISC-V Hypervisor Extension 1.0☑☑☑☑ Xvisor ☑☑☑☑ Xvisor ☑☑☑☑□

#### seL4

- \( \lambda \

- XX seL4 XXX RISC-V XXXXXXXX

## **KVM**

XX RISC-V X Type-1 Hypervisor XXXXX

# MIT6824

XIXIX

 $\mathbf{B} \boxtimes$ 

MMM https://pdos.csail.mit.edu/6.82

# Memory consistency and cache coherence

## **Memory Consistency**

[toc]

XIX

## XXXXXX

## 

3) 4) 1) 2)

```
static int x = 0, y = 0;
static int r1, r2;
static void int thread cpu0(void)
      x = 1; /* 1) */
      r1 = y; /* 2) */
}
static void int thread_cpul(void)
{
     y = 1; /* 3) */
      r2 = x; /* 4) */
}
static void check_after_assign(void)
{
      printk("r1 = %d, r2 = %d\n", r1, r2);
1) 2) 3) 4)
1) 3) 2) 4)
1) 3) 4) 2)
```

```
3) 1) 4) 2)
```

3) 1) 2) 4)

MANN thread \_cpu0 \( \text{ thread \_cpu1 } \( \text{MANN thread \_cpu1 } \( \text{MANN thread \_cpu1} \) \( \text{MANN thread \_cpu1 } \( \text{MANN thread \_cpu1} \) \( \text{MANN thread \_cpu2} \) \( \text{MANN thread \_cpu3} \) \( \text{MANN thread \_c

```
r1 = 1, r2 = 1
r1 = 0, r2 = 1  // 1) 2) 3) 4)
r1 = 1, r2 = 0  // 3) 4) 1) 2)
```

image-20240724170156332

write buffer www 1) 3) 2) 4) w case www write buffer www core www wow 0

r1 = 0, r2 = 0

XXXXXXX 3) 4) 1) 2) XXXXXXX

WWW.Memory Consistency Model

XIXIXIX

MAMMASequential Consistency SCAMAN MAMMASTOTAL Store Order TSOMMAN 86-64 MAMMAN Part Store Order MAN PSOMMAN MAMMARelax Memory Order MAN RMOMMAN

# 

## 

## 1. MXXXXXXSequential Consistency, SCM

## 

## XXX

#### 

- 1 -> 3 -> 2 -> 4
- 3 -> 1 -> 4 -> 2
- 1 -> 3 -> 4 -> 2 // 0000000
- 3 -> 1 -> 2 -> 4

## MX

- 1. 1: x = 1 ⊠CPU 0⊠
- 2. 3: y = 1 ⊠CPU 1⊠
- 3. 4: r2 = x ⊠CPU 1⊠
- 4. 2:  $r1 = y \boxtimes CPU \otimes O$

## XXXXXXX CPU 0 X CPU 1 XXXXXXXXX

- ⊠ CPU 0⊠XXX 1 -> 2
- ⊠ CPU 1⊠⊠ 3 -> 4

## 

## MXXXXXXXX

## XXXX 1 -> 3 -> 4 -> 2XXXXX

## 2. MINIMUM Total Store Order, TSOM

#### XIXIX

## XIXIX

- 1 -> 3 -> 2 -> 4
- 3 -> 1 -> 4 -> 2
- 1 -> 2 -> 3 -> 4
- 3 -> 4 -> 1 -> 2

## 

## 3. MANAMAM Partial Store Order, PSOM

## 

MXXXXXIProcessor Consistency, PCII MXXXXIIRelaxed Consistency, RCII

## XIXIX

#### XXX

- 1 -> 3 -> 2 -> 4
- 3 -> 1 -> 4 -> 2
- 1 -> 2 -> 3 -> 4
- 3 -> 4 -> 1 -> 2
- 2 -> 1 -> 4 -> 3
- 4 -> 3 -> 2 -> 1

## 

## 4. MIXIM Relaxed Memory Order, RMO

## 

## XXX

## XIXIX

- 1 -> 3 -> 2 -> 4
- 3 -> 1 -> 4 -> 2

- 1 -> 2 -> 3 -> 4
- 3 -> 4 -> 1 -> 2
- 2 -> 1 -> 4 -> 3
- 4 -> 3 -> 2 -> 1
- 2 -> 4 -> 1 -> 3
- 4 -> 2 -> 3 -> 1

## XIXIXIX

| MM | SC | TSO | PSO | RMO | | ------ | ------ | ----- | ----- | Store-Store | MMMM | MMMM | Yes |
Yes | | Store-Load | MMMM | Yes | Yes | Yes | Load-Load | MMMM | MMMM | WMMM | Yes | Load-Store | MMMM | MMMM | Yes |

## 

## 

## XIXIX

- A Primer on Memory Consistency and Cache Coherence (2nd Edition)
- <a href="https://blog.csdn.net/qq">https://blog.csdn.net/qq</a> \_29328443/article/details/107616795
- https://blog.csdn.net/anyegongjuezjd/article/details/125954805
- <a href="https://zhuanlan.zhihu.com/p/141655129?from">https://zhuanlan.zhihu.com/p/141655129?from</a> \_voters \_page=true

## ARM XXXXXX

- 1. MANAMAMBMC MANAMAM C2000 CHIP M POR \_NMpervsoc MANAMAMAM
- 2. 🛮 otprom valid 🖾 SCP SRAM 🖺 BISR 🖾 PVO(SCP) ROM 🖾 otprom 🖾 MANAMAM
- 3. ☒ SCP ☒☒☒☒☒ SRAM☒
- 4. SCP ROM FW \( \text{QPIO} \) \( \text{XXXXXXX} \) CHIP ID, \( \text{XX} \) CHIP ID \( \text{XXXXXXX} \) CHIP;
- 6. ☑ CHIP ☑ SCP ☒☒☒☒☒ QSPI;
- 7. MICHIP MISCP MANAMI CHIP MANAMAMAMAMA CHIP MAN
- 8. MICHIP MISCP MANAMA CHIP SCP MANAMAMA
- 9. ☑ CHIP ☑ SCP ☑ QSPI ☒☒☒☒ SCP RAM FW ☒☐ CHIP ☒ SRAM;
- 10. 🛮 CHIP 🖺 SCP 🔯 8 🔯 8 🔯 8 SCP RAM FW 🔯 8 SCP, 🗷 SCP 🔯 8 SCP 8
- 11. 🛮 CHIP 🖺 SCP 🖾 SKAM, 🖾 SCP RAM FW:
- 12. 🛮 CHIP 🖺 SCP 🖾 QSPI 🖾 C2C 🖾 🖾 🖎 🖎 SCP 🖾 SCP 🖾
- 13. \( \text{CHIP} \( \text{SCP} \) \( \text{XXXXXX} \) C2C \( \text{XXXXXX} \) C2C;
- 14. ☑ SCP ☒️ CHIP ID ☒☒️ CMN☒OCM(SLC)☒ SAM;
- 15. 🛮 CHIP 🖺 SCP 🖾 🖾 MCP RAM FW, 🖾 MCP(🖾 🖎) 🗓 +
- 16. SCP XXXX CHIP XXX L2XNCUSCOM/FIR;+
- 17. ☑ CHIP ☑ SCP ☒☒☒☒ Hostboot base ☒☒☒ CHIP ☒ OCM(SLC);+
- 18. 🛮 CHIP 🖺 SCP 🖾 CHIP 🖾 🖾 CHIP

## **⊠** core-hostboot

- 1. Mikernel other thread spinlock, MIXIM thread MIXIM
- 2. 🖾 hostboot kernel 🎞 🖽 C/C++🖾 main 🖾 +
- 4. XXX MMU(SLB/TLB),XX DIMM XXXXXXXX OCM(SLC,XXXXXX 28 X\* 2MB=56MBXXXXX 3/4XX
- 5. XXXXXXXXXX TB XXXX CPU XXXX
- 6. ☑ Scratch ☒☒☒☒ FSP/BMC;
- 7. XXI CPU XXI init main XXXI

- 8. M kernel other thread spinlock 1 1 thread 1 thread 1
- 9. hostboot 🖾 task 🖾 task 🖾 user 🖾 kernel 🖾 hypersior 🖾
- 10. init main XXXX VFS;

## 🛛 init 🖾

- 1. XX initservice XXX
- 2. initservice \( \Delta \) g \_taskinfolist \( \Delta \) \( \Delta \)
- 4. XXXXXX hostboot extended image XXXXXXXXX
- 6. MXXXXX istepdispXXXXXXX hostboot XXXXXXXXX

- 9. ⊠ payload(skiboot,OPAL)⊠

## **⊠** core-skiboot

- 1. XXXXXXXXXXXXC2000 XXX skiboot XXXXXXXXX
- 2. 🛮 thread 🖾 skiboot 🖾 skiboot 🖾 relocate 🖾 thread 🖺 🖾
- 3. ☑ thread ☒️ boot flag=1,☒☒☒ thread ☒☒☒️
- 4. ☑ thread ☒ main cpu entry,☒ thread ☒☒ secondary cpu entry;
- 5. XXX uart(console);
- 6. XXX skiboot XXXXXXXX/XXXXXX
- 7. 🖾 skiboot 🖾 🖾
- 8. XXX opal call table;
- 9. hostboot device tree HDAT;
- 10. XXI DT XXXI SCOM/eSPI(LPC):
- 12. XX DT XXX homer C2000 XXXXXXXX
- 13. DT XXXXXXX CPU(thread);
- 14. opal XXX DT;

- 18.XXXXXX CPUXthreadXXXXXXXXX
- 19. XX sreset XXXX CPU XXXXXXX
- 20.XXX TODXXX TOD XXX
- 21.XXX sensor XXX OPAL XXX
- 22.
- 23.NV XXXX
- 24.XXXXXjiayuXXXXX
- 25. XXXXXXX TPM XXXXX
- 26. XXX opal console(UART) XXX
- 1. PCIE HB XXXX PCIE XXX (RC XXXXCXL X PCIe XXXdevice tree XXXXX)
- 28.PCIE SLOT
- 29.XXXXXXXXX
- 30.XXXXXXXXXXX
- 32. XX boot loader XXX

image-20240704111929075

image-20240704111945789

CMN OCM(on chip memory) \( \times L3 \) cache \( \times L3 \) DDR \( \times L3 \) Cache as ram \( \times L3 \)

☑ OCM ☑ memory ☑ MAN OCM(on chip memory) ☑ 28\*2=56M ☑ MAN 3/4 ☑ 3/4 ☑ 32M ☑ 32M ☑

XIXIXIX

SCP ram XXX DDR training XXXXXX OCM XXXX flash XXXXXXX DDR XXXXX

MXXXX OCM MXXXXXXXXX SNF XXXXX

XXXXXX

SCP XXX OCM XXXSCP RAM A hostboot XX OCM XXXXX skiboot XXX ddr training XXXXXXX DDRXXX OCMXXX OCMXXX cache XXX

hostboot ⊠ skiboot ⊠ 0x800 0000 ⊠

# RISC-V XXXXXX

## XX

Firmware XXXXXXX

image-20240711102511545

# ARM64 vs RISC-V

image-20240711103010418

uboot XXXXXX EDK2XXXX PEI XXXXXXX DXE XXXXX

image-20240711103301123

## 

ZSBL: SCP ROM

FSBL: SCP RAM

image - 20240711105826248

# Cache as RAM & On chip memory

XX

## 

x86 XXX Cache as RAM, CAR;

ARM ☒☒☒ On Chip Memory☒OCM☒

**CAR** 

# **EDK2 System Table**

```
image-20240729101921741

☑ MdeModulePkg\Core\Dxe\DxeMain\DxeMain.c ☒☒☒☒
  //
  // Allocate the EFI System Table and EFI Runtime Service Table from
EfiRuntimeServicesData
  // Use the templates to initialize the contents of the EFI System Table and EFI
Runtime Services Table
  //
  gDxeCoreST = AllocateRuntimeCopyPool (sizeof (EFI SYSTEM TABLE),
&mEfiSystemTableTemplate);
  ASSERT (gDxeCoreST != NULL);
  qDxeCoreRT = AllocateRuntimeCopyPool (sizeof (EFI RUNTIME SERVICES),
&mEfiRuntimeServicesTableTemplate);
  ASSERT (gDxeCoreRT != NULL);
  gDxeCoreST->RuntimeServices = gDxeCoreRT;
XIXIX
///
/// EFI System Table
///
typedef struct {
  ///
  /// The table header for the EFI System Table.
  ///
  EFI_TABLE_HEADER
                                    Hdr;
  ///
  /// A pointer to a null terminated string that identifies the vendor
  /// that produces the system firmware for the platform.
  ///
  CHAR16
                                    *FirmwareVendor;
  ///
  /// A firmware vendor specific value that identifies the revision
  /// of the system firmware for the platform.
  ///
  UINT32
                                    FirmwareRevision:
  ///
  /// The handle for the active console input device. This handle must support
  /// EFI_SIMPLE_TEXT_INPUT_PROTOCOL and EFI_SIMPLE_TEXT_INPUT_EX_PROTOCOL.
  ///
  EFI_HANDLE
                                    ConsoleInHandle;
  ///
  /// A pointer to the EFI_SIMPLE_TEXT_INPUT_PROTOCOL interface that is
```

```
/// associated with ConsoleInHandle.
 ///
 EFI_SIMPLE_TEXT_INPUT_PROTOCOL *ConIn;
 /// The handle for the active console output device.
 ///
 EFI HANDLE
                                 ConsoleOutHandle;
 ///
 /// A pointer to the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL interface
 /// that is associated with ConsoleOutHandle.
 ///
 EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL *ConOut;
 ///
 /// The handle for the active standard error console device.
 /// This handle must support the EFI SIMPLE TEXT OUTPUT PROTOCOL.
 EFI HANDLE
                                 StandardErrorHandle;
 ///
 /// A pointer to the EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL interface
 /// that is associated with StandardErrorHandle.
 EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL *StdErr;
 /// A pointer to the EFI Runtime Services Table.
 ///
 EFI RUNTIME SERVICES *RuntimeServices;
 ///
 /// A pointer to the EFI Boot Services Table.
 ///
 EFI BOOT SERVICES
                                 *BootServices;
 /// The number of system configuration tables in the buffer ConfigurationTable.
 ///
 UINTN
                                 NumberOfTableEntries;
 ///
 /// A pointer to the system configuration tables.
 /// The number of entries in the table is NumberOfTableEntries.
 ///
 } EFI SYSTEM TABLE;
```

### **EDK2 Event**

[toc]

XX

### 

MMMMMMMM cpu archprotocol ⋈ Legacy8259Protocol MMMMMMMM cpu ⋈ IDT MMMMMMM 

☐ Timer MMM TimerInterruptHandler ☐

#### 

### 

\*\*1.\*\*XXX

\*\*2.\*\*

\*\*3.\*\*

\*\*4.\*\* Timer Archprotocol I install IXXX EVT NOTIFY SIGNAL IXX Event IXXXXXX

\*\*5.\*\* Sytem time M mEfiSystemTime =mEfiSystemTime+ 1Tick(100ms)

BS->SignalEvent—>CoreNotifyEvent—>CoreRestoreTpl—>CoreDispatchEventNotifies—>A. A. EVT

\_NOTIFY \_SIGNAL AND count Event->SignalCount = 0 AND Event->NotifyFunction (Event,
Event->NotifyContext) AND Event->NotifyFunction (Event,

\*\*8\*\*

```
3. gEventSignalQueue — A list of events to signal based on EventGroup type
4. MEVT NOTIFY WAIT WE event BS-> CoreCheckEvent->CoreNotifyEvent-
>CoreRestoreTpl->CoreDispatchEventNotifies XXXXXXXXXX gEventQueue XX IEvent XXXX
• IRQ1: ☒☒
• IRQ3: ☒☒☒ 2☒COM2☒
• IRQ4: ☒☒☒ 1☒COM1☒
• IRQ5: XXXXXXXXXXX
• IRQ6: XXXXX
• IRQ7: ☒☒☒ 1☒LPT1☒
event 🖾
//
// Task priority level
#define TPL_APPLICATION
#define TPL_CALLBACK
                     8
#define TPL_NOTIFY
                     16
#define TPL HIGH LEVEL
31
XXXXXX
image-20240716144753316
☑ DXE main ☑ 🖾
 // Initialize the Event Services
 Status = CoreInitializeEventServices ();
. . .
 // Register for the GUIDs of the Architectural Protocols, so the rest of the
```

```
// EFI Boot Services and EFI Runtime Services tables can be filled in.
 // Also register for the GUIDs of optional protocols.
 CoreNotifyOnProtocolInstallation ();
Called by the platform code to process a tick.
 @param Duration
                              The number of 100ns elapsed since the last call
                              to TimerTick
**/
VOID
EFIAPI
CoreTimerTick (
 IN UINT64 Duration
 IEVENT
               *Event;
 //
 // Check runtiem flag in case there are ticks while exiting boot services
 CoreAcquireLock (&mEfiSystemTimeLock);
 //
 // Update the system time
 mEfiSystemTime += Duration;
 // If the head of the list is expired, fire the timer event
 // to process it
 if (!IsListEmpty (&mEfiTimerList)) {
   Event = CR (mEfiTimerList.ForwardLink, IEVENT, Timer.Link, EVENT_SIGNATURE);
   if (Event->Timer.TriggerTime <= mEfiSystemTime) {</pre>
     CoreSignalEvent (mEfiCheckTimerEvent);
   }
 }
```

CoreReleaseLock (&mEfiSystemTimeLock);

}

```
/**
 Initializes "event" support.
 @retval EFI_SUCCESS Always return success
**/
EFI STATUS
CoreInitializeEventServices (
 VOID
  )
{
  UINTN
              Index;
  for (Index=0; Index <= TPL_HIGH_LEVEL; Index++) {</pre>
    InitializeListHead (&gEventQueue[Index]);
  }
  CoreInitializeTimer ();
  CoreCreateEventEx (
    EVT_NOTIFY_SIGNAL,
    TPL NOTIFY,
   EfiEventEmptyFunction,
    NULL,
    &gIdleLoopEventGuid,
    &gIdleLoopEvent
    );
  return EFI_SUCCESS;
}
• MXXXXXX gEventQueue— MXXXXXXA list of event's to notify for each priority level
/**
 Initializes timer support.
**/
VOID
CoreInitializeTimer (
 VOID
  )
{
 EFI_STATUS Status;
  Status = CoreCreateEventInternal (
             EVT_NOTIFY_SIGNAL,
```

```
TPL_HIGH_LEVEL - 1,
            CoreCheckTimers.
            NULL,
            NULL.
            &mEfiCheckTimerEvent
            );
 ASSERT_EFI_ERROR (Status);
}
#include <Uefi.h>
#include <Library/UefiBootServicesTableLib.h>
#include <Library/UefiLib.h>
EFI_EVENT TimerEvent;
EFI_EVENT ExitBootServicesEvent;
BOOLEAN TimerTriggered = FALSE;
VOID EFIAPI TimerEventHandler(
   IN EFI_EVENT Event,
   IN VOID *Context
) {
   TimerTriggered = TRUE;
   Print(L"Timer event triggered!\n");
}
EFI_STATUS
EFIAPI
UefiMain(
   IN EFI_HANDLE ImageHandle,
   IN EFI_SYSTEM_TABLE *SystemTable
) {
   EFI STATUS Status;
   Status = gBS->CreateEvent(
       EVT_TIMER | EVT_NOTIFY_SIGNAL,
       TPL_CALLBACK,
       TimerEventHandler,
       NULL.
       &TimerEvent
   );
   if (EFI_ERROR(Status)) {
       Print(L"Failed to create event: %r\n", Status);
       return Status;
   }
```

```
// 000001000
   Status = gBS->SetTimer(
       TimerEvent,
       TimerRelative,
       10000000 // 100ns □□□10000000 = 1 □
   );
   if (EFI_ERROR(Status)) {
       Print(L"Failed to set timer: %r\n", Status);
       gBS->CloseEvent(TimerEvent);
       return Status;
   }
   // 000000
   while (!TimerTriggered) {
       gBS->Stall(100000); // [] 100ms
   }
   // 🔲
   gBS->CloseEvent(TimerEvent);
   return EFI_SUCCESS;
}
typedef struct {
   UINT32 Type;
   EFI_TPL NotifyTpl;
   EFI_EVENT_NOTIFY NotifyFunction;
   VOID *NotifyContext;
   BOOLEAN Triggered;
} EFI_EVENT_INTERNAL;
EFI_STATUS
EFIAPI
CreateEvent (
   IN UINT32 Type,
   IN EFI_TPL NotifyTpl,
   IN EFI_EVENT_NOTIFY NotifyFunction,
   IN VOID *NotifyContext,
   OUT EFI_EVENT *Event
) {
   EFI_STATUS Status;
   EFI_EVENT_INTERNAL *NewEvent;
   // 0000
```

```
if (Event == NULL || (Type & EVT_NOTIFY_SIGNAL & NotifyFunction == NULL)) {
       return EFI_INVALID_PARAMETER;
   }
   // ПППП
   NewEvent = AllocateZeroPool(sizeof(EFI EVENT INTERNAL));
   if (NewEvent == NULL) {
       return EFI_OUT_OF_RESOURCES;
   }
   // ПППППППП
   NewEvent->Type = Type;
   NewEvent->NotifyTpl = NotifyTpl;
   NewEvent->NotifyFunction = NotifyFunction;
   NewEvent->NotifyContext = NotifyContext;
   NewEvent->Triggered = FALSE;
   Status = RegisterEvent(NewEvent);
   if (EFI ERROR(Status)) {
      FreePool(NewEvent):
      return Status;
   }
   // ПППППП
   *Event = (EFI_EVENT)NewEvent;
   return EFI_SUCCESS;
}
🛮 event 🖾 🖾
 if ((Type & EVT NOTIFY SIGNAL) != 0 \times 000000000) {
   // The Event's NotifyFunction must be queued whenever the event is signaled
   InsertHeadList (&gEventSignalQueue, &IEvent->SignalLink);
 }
MX
Signals the event. Queues the event to be notified if needed.
```

```
@param UserEvent
                               The event to signal .
 @retval EFI INVALID PARAMETER Parameters are not valid.
 @retval EFI SUCCESS
                               The event was signaled.
**/
EFI_STATUS
EFIAPI
CoreSignalEvent (
 IN EFI EVENT UserEvent
  )
/**
  Queues the event's notification function to fire.
 @param Event
                              The Event to notify
**/
VOID
CoreNotifyEvent (
 IN IEVENT
            *Event
 )
{
 //
 // Event database must be locked
 ASSERT LOCKED (&gEventQueueLock);
 //
 // If the event is queued somewhere, remove it
 //
 if (Event->NotifyLink.ForwardLink != NULL) {
   RemoveEntryList (&Event->NotifyLink);
   Event->NotifyLink.ForwardLink = NULL;
 }
 //
 // Queue the event to the pending notification list
 //
 InsertTailList (&gEventQueue[Event->NotifyTpl], &Event->NotifyLink);
  gEventPending |= (UINTN)(1 << Event->NotifyTpl);
}
```

```
while (gEventPending != 0)
{
    PendingTpl = (UINTN) HighBitSet64 (gEventPending);
    if (PendingTpl <= NewTpl) {
        break;
    }
    gEfiCurrentTpl = PendingTpl;
    if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {
        CoreSetInterruptState (TRUE);
    }
    CoreDispatchEventNotifies (gEfiCurrentTpl);
    // gEventQueue [gEfiCurrentTpl] on the second second
```

### 

#### 

### CoreTimerTick XXXX

```
/**
  Lowers the task priority to the previous value. If the new
  priority unmasks events at a higher priority, they are dispatched.
  @param NewTpl New, lower, task priority

**/
VOID
EFIAPI
CoreRestoreTpl (
```

```
IN EFI TPL NewTpl
XIXIXIX
 EFI TPL
          OldTpl;
 EFI TPL
          PendingTpl;
XXXXXXX
 OldTpl = gEfiCurrentTpl;
 if (NewTpl > OldTpl) {
   DEBUG ((EFI_D_ERROR, "FATAL ERROR - RestoreTpl with NewTpl(0x\%x) > 0ldTpl(0x\%x)\n",
NewTpl, OldTpl));
  ASSERT (FALSE);
 }
 ASSERT (VALID_TPL (NewTpl));
XXXXXXX
 if (OldTpl >= TPL_HIGH_LEVEL && NewTpl < TPL_HIGH_LEVEL) {</pre>
   gEfiCurrentTpl = TPL HIGH LEVEL;
 }
XXXXXXX
while (gEventPending != 0) {
   PendingTpl = (UINTN) HighBitSet64 (gEventPending);
   if (PendingTpl <= NewTpl) {</pre>
    break;
   }
   gEfiCurrentTpl = PendingTpl;
   if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {</pre>
    CoreSetInterruptState (TRUE);
   }
```

```
CoreDispatchEventNotifies (gEfiCurrentTpl);
 }

    MM PendingTpl MMMMM NewTplMMMMMM

gEfiCurrentTpl = NewTpl;
 if (gEfiCurrentTpl < TPL_HIGH_LEVEL) {</pre>
  CoreSetInterruptState (TRUE);
 }
}
CoreDispatchEventNotifies XXXX
/**
 Dispatches all pending events.
 @param Priority
                  The task priority level of event notifications
                   to dispatch
**/
VOID
CoreDispatchEventNotifies (
 IN EFI TPL
        Priority
XIXIXIX
 IEVENT
          *Event;
 LIST_ENTRY
          *Head;
```

```
CoreAcquireEventLock ();
 ASSERT (gEventQueueLock.OwnerTpl == Priority);
 Head = &gEventQueue[Priority];
MXIXIXIXIXIX
while (!IsListEmpty (Head)) {
 Event = CR (Head->ForwardLink, IEVENT, NotifyLink, EVENT_SIGNATURE);
 RemoveEntryList (&Event->NotifyLink);
 Event->NotifyLink.ForwardLink = NULL;
• Event = CR (Head->ForwardLink, IEVENT, NotifyLink, EVENT SIGNATURE):
XX SIGNAL XXXX
 if ((Event->Type & EVT_NOTIFY_SIGNAL) != 0) {
  Event->SignalCount = 0;
CoreReleaseEventLock ();
 ASSERT (Event->NotifyFunction != NULL);
  Event->NotifyFunction (Event, Event->NotifyContext);
CoreAcquireEventLock ();
 }
```

# **EDK2 Memory Map**

# 

GetMemoryMap

 $\underline{https://blog.csdn.net/xiaopangzi313/article/details/109928878}$ 

https://www.lab-z.com/stu5/

OS

FreeRTOS
[TOC]
1. MMDeterminismM
RTOS MANAMANAMANAMANAMANAMANAMANAMANAMANAMAN
2. ₩₩Low Latency⊠
RTOS MANAMANAMANAMANAMANAMANAMANAMANAMANAMAN
3. ₩₩₩Priority Scheduling™
RTOS XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
4. ₩₩MInterrupt Handling⊠
RTOS MANAMANAMANISRIMAMANAMANAMANAMANAMANAMANAMANAMANAMANAM
5. ₩₩₩Time Management⊠
RTOS MANAMANAMANAMANAMANAMANAMANAMANAMANAMAN
6. ₩₩₩Resource Management⊠
RTOS XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Linux XXXXXXXXX
1.

- 2.

- 3.

- 4.

- **5.** XXXX

- **6.** XXXXXXXX

# **ACPI**

### **ACPI Introduction and Overview**

[toc]

# **History of ACPI**

### What is ACPI?

image-20240729095600016

image-20240729095720716

image-20240729095803629

ACPI WWW.ACPI WW.ACPI WW.

### **ACPI** initialization

image-20240729100047387

image-20240729100840760

#### ACPI⊠EDK2 XXXXXX

}

```
/// Contains a set of GUID/pointer pairs comprised of the ConfigurationTable field in
the
/// EFI System Table.
typedef struct {
 /// The 128-bit GUID value that uniquely identifies the system configuration table.
 ///
 EFI_GUID
                              VendorGuid:
 ///
 /// A pointer to the table associated with VendorGuid.
 ///
 VOID
                              *VendorTable;
} EFI CONFIGURATION TABLE;
ACPI XXX GUID XXX MdePkg\Include\Guid\Acpi.h
#define ACPI_TABLE_GUID \
 { \
```

```
#define EFI ACPI TABLE GUID \
  { \
    0x8868e871, 0xe4f1, 0x11d3, {0xbc, 0x22, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81 } \
  }
#define ACPI 10 TABLE GUID ACPI TABLE GUID
//
// ACPI 2.0 or newer tables should use EFI_ACPI_TABLE_GUID.
#define EFI ACPI 20 TABLE GUID EFI ACPI TABLE GUID
extern EFI GUID gEfiAcpiTableGuid;
extern EFI_GUID gEfiAcpi10TableGuid;
extern EFI_GUID gEfiAcpi20TableGuid;
ACPI table ™
XX 1.0 X 2.0 XXX
image-20240729163134162
image-20240729103538772
image-20240729103136631
MACPI table entry MAMAM RSDP MAMARSDP MAMAMAMAMAM XSDTM
```

## RSDT ⋈ XSDT ⋈

# XIXIXIX

- RSDT 🖾 32 🖾 🖾 🖾 4GB 🖾 🖾 ACPI 🖾
- XSDT 🖾 64 🖾 🖾 🖂 🖾 🖂

### XIXIXIX

- RSDT 🛮 ACPI 1.0 🖾 🖾 🖎 32 🖾 🖎
- XSDT 🛮 ACPI 2.0 🔯 🔯 🖂 🖎 🕳 32 🔯 🔯

# XXXXX

- RSDT XXXXXXX 32 XXXXXXXX
- XSDT XXXXXX 64 XXXXXXXX

# Linux Kernel XXX ACPI

### **XX** ACPI table

MXXXXXXIII ACPI tableXXI XSDT XXXXXIII 36 \( \times \) entry XXXIII RSDPXXSDTXIFADTXIFixed ACPI Description TableXXIII DSDTXIDifferentiated System Description TableXXIFACSXIFirmware ACPI Control StructureXXIXXXXXXXIII

```
Signature "XSDT"
Length 0x00000144 (324)
Revision 0x01 (1)
Checksum 0x34 (52)
OEM ID "LENOVO"
OEM Table ID "CB-01
OEM Revision 0x00000001 (1)
Creator ID "
Creator Revision 0x01000013 (16777235)
Entry0 0x0000000044BC3000 (FACP)
Entry1 0x0000000044B2E000 (UEFI)
Entry2 0x0000000044BF3000 (SSDT)
Entry3 0x0000000044BF2000 (SSDT)
Entry4 0x0000000044BEC000 (SSDT)
Entry5 0x0000000044BE8000 (SSDT)
Entry6 0x0000000044BE4000 (SSDT)
Entry7 0x0000000044BD6000 (SSDT)
Entry8 0x0000000044BD5000 (SSDT)
Entry9 0x0000000044BD4000 (TPM2)
Entry10 0x0000000044BD3000 (SSDT)
Entry11 0x0000000044BD2000 (SSDT)
Entry12 0x0000000044BD1000 (MSDM)
Entry13 0x0000000044BCF000 (SSDT)
Entry14 0x0000000044BCE000 (LPIT)
Entry15 0x0000000044BCD000 (WSMT)
Entry16 0x0000000044BCC000 (SSDT)
Entry17 0x0000000044BC9000 (SSDT)
Entry18 0x0000000044BC8000 (DBGP)
Entry19 0x0000000044BC7000 (DBG2)
Entry20 0x0000000044BC4000 (NHLT)
Entry21 0x0000000044BFD000 (ECDT)
Entry22 0x0000000044BC2000 (HPET)
Entry23 0x0000000044BC1000 (APIC)
Entry24 0x0000000044BC0000 (MCFG)
Entry25 0x0000000044B58000 (SSDT)
Entry26 0x0000000044B56000 (SSDT)
Entry27 0x0000000044B55000 ($H20)
Entry28 0x0000000044B54000 (DMAR)
Entry29 0x0000000044B53000 (SSDT)
Entry30 0x0000000044B4F000 (SSDT)
Entry31 0x0000000044B4B000 (SSDT)
```

- Entry32 0x0000000044B4A000 (SSDT)
- Entry33 0x0000000044B49000 (FPDT)
- Entry34 0x0000000044B48000 (BGRT)
- Entry35 0x0000000044B47000 (PHAT)

# RSDP⊠Root System Description Pointer⊠

- ⊠XXX RSDT XXSDT XX

## RSDT⊠Root System Description Table⊠ XSDT⊠Extended System Description Table⊠

- MXXXXXX ACPI XXXXXX
- RSDT 🖾 32 🖾 XSDT 🖾 64 🖾 🖎

# **FADT**⊠**Fixed ACPI Description Table**⊠

# **DSDT**⊠**Differentiated System Description Table**⊠

### **FACS**⊠Firmware ACPI Control Structure □

### **⋈** Memory **⋈** ACPI table

## MCFG⊠Memory Configuration Table⊠

# SRAT⊠System Resource Affinity Table⊠

- XXX CPU XXXXXXXXX
- I/O XXXXXXXXXXXXXX

```
SRAT XXXXXXXX
```

```
struct ACPI TABLE SRAT {
   struct ACPI_TABLE_HEADER Header;  // ACPI []
   uint32_t Reserved1;  // □□
uint64 t Reserved2;  // □□
                                    // 🖂
   struct ACPI_SRAT_ENTRY Entries[]; // 0000000
};
struct ACPI_SRAT_ENTRY {
   uint8 t Type;
                                   // 00000 CPU0000
   uint8_t Length;
                                    // 0000
   // ППППППППППППП Type ПП
};
// 0000000000
struct ACPI_SRAT_MEM_AFFINITY {
                                   // ____0x01 ____
   uint8 t Type;
   uint8 t Length;
                                    // 0000
   // 00
// 00
// 00
   uint16_t Flags;
   uint64_t BaseAddress;
uint64_t Length;
uint32_t Reserved2;
   uint32_t Reserved2;
                                    // 🔲
   uint32_t Reserved3;
                                    // 🔲
};
```

## **SLIT**⊠System Locality Information Table⊠

# **⋈** CXL **⋈⋈** ACPI table

CEDT MACPI MANAMAN CXL Early Discovery TableMCXL MANAMAN CXL MANAM

### CEDT XXXX

CEDT MANAMANAMANAMANAMAN CXL MANAMANAMAN CXL MANAMAN CXL MANAM

#### CEDT XXXX

#### 

### 

### CEDT 🖾

```
struct cedt header {
    uint32_t signature; // 'CEDT'
   char oem id[6];  // OEM ID
    char oem table id[8]; // OEM Table ID
    uint32 t oem revision; // OEM Revision
    uint32_t creator_id; // Creator ID
    uint32 t creator rev; // Creator Revision
};
struct cxl_host_bridge {
   uint16_t type;  // Entry type (CXL Host Bridge)
uint16_t length;  // Length of this entry
    uint32_t host_bridge_id; // Host Bridge ID
    // Additional fields specific to the CXL Host Bridge
};
struct cxl_device {
   uint16_t type;  // Entry type (CXL Device)
uint16_t length;  // Length of this entry
   uint32 t device id;  // Device ID
    // Additional fields specific to the CXL Device
};
// Main CEDT Table containing multiple entries
struct cedt_table {
    struct cedt_header header;
    struct cxl_host_bridge host_bridge;
    struct cxl_device device;
   // Other entries as needed
};
```

### XXXXXXX DSDT ⋈ SSDT ⋈X

ACPI XXX namespaceXXXXXXX

image-20240729161807074

image-20240729161816008

#### MMMM table

```
asl AND aml AND raw AND ffs

If fis AND aml AND memory AND protocol install

// Example SSDT: SSDT_MYCUSTOM.aml

DefinitionBlock ("SSDT_MYCUSTOM.aml", "SSDT", 1, "YOURID", "YOURID", 1)

{

// Insert your ACPI table content here

// Example:

Method (_STA, 0, NotSerialized) // _STA: Status

{

Return (0x0F) // indicate device is present and working

}

}
```

# EDK2 protocol

Status = gBS->LocateProtocol (&gEfiAcpiTableProtocolGuid, NULL, (VOID \*\*) &AcpiTable);

Status = AcpiTable->InstallAcpiTable ( AcpiTable, Table, TableSize, &TableKey ); Ⅲ uninstallⅢ ACPI table☐

XX

https://www.nirsoft.net/utils/firmware \_tables \_view.html

RW

UEFI Shell ☑ <a href="https://acpica.org/downloads/uefi-support">https://acpica.org/downloads/uefi-support</a>

acpi windwos tool download link: https://acpica.org/downloads/binary-tools

 $UEFI\ Shell\ \underline{\boxtimes}\ \underline{https://github.com/andreiw/UefiToolsPkg/tree/master/Applications}$ 

UEFI Shell XXX acpiview from UefiShellAcpiViewCommandLib.inf

XXX

Advanced Configuration and Power Interface (ACPI) Introduction and Overview

MXXXXXXII (ACPI)

ACPI Spec

https://www.lab-z.com/revmem/

ACPI Source Language (ASL) Tutorial

### **CEDT**

[toc]

CEDT MAXMA CXL MAXMAMAMAMAMAM CXL MAXMAMAMAM

### CEDT XXXX

CEDT MANAMANAMANAMANAMA CXL MANAMANAMA CXL MANAMANAMA CXL MANAMANAMA CXL MANAMANAMA XXI

## CEDT XXXX

### CEDT 🖾

```
image-20240729154011756
image-20240729154518068
#define INTERLEAVE TARGETS 1
#pragma pack (1)
typedef struct {
  EFI_ACPI_CEDT_CFMWS_STRUCTURE Cfmws;
  UINT32 InterleaveTarget[INTERLEAVE TARGETS];
} EFI_ACPI_CEDT_CFMWS_AND_INTERLEAVE_TARGET_STRUCTURE;
typedef struct {
  EFI_ACPI_DESCRIPTION_HEADER Header;
  EFI_ACPI_CEDT_CFMWS_AND_INTERLEAVE_TARGET_STRUCTURE CfmwsTarget;
 EFI_ACPI_CEDT_CHBS_STRUCTURE Chbs;
} EFI ACPI CEDT STRUCTURE TABLE;
#pragma pack ()
STATIC EFI_ACPI_CEDT_STRUCTURE_TABLE Cedt = {
  ARM_ACPI_HEADER (
```

```
EFI_ACPI_6_4_CEDT_SIGNATURE,
    EFI_ACPI_CEDT_STRUCTURE_TABLE,
    1
  ),
  {
    {
    // CFMWS
      {
        1,
        EFI ACPI RESERVED BYTE,
        sizeof (EFI_ACPI_CEDT_CFMWS_AND_INTERLEAVE_TARGET_STRUCTURE)
      EFI_ACPI_RESERVED_DWORD,
      0x3fe00000000,
      0x200000000,
      Θ,
      EFI_ACPI_RESERVED_WORD,
      4,
      2,
      0
    },
    //Interleave target list
      1
    }
  },
  // CHBS
    {
      0,
      EFI_ACPI_RESERVED_BYTE,
      sizeof (EFI_ACPI_CEDT_CHBS_STRUCTURE)
    },
    1,
    1,
    EFI_ACPI_RESERVED_DWORD,
    0x10D0000000,
    0x1000
  }
};
//
// Reference the table being generated to prevent the optimizer from removing
// the data structure from the executable
//
VOID* CONST ReferenceAcpiTable = &Cedt;
```

<u>CXL Type-3 device discovery, configuration in firmware and prepare ACPI tables for kernel usage</u>
<u>EDK2 CEDT Table</u>

CXL Spec3.0 Chapter 9.17

# **AMBA**

# **PCIe**

**PCIe** 

## **Physical Layer**

### Introduction

# 

image-20240704095625749

### 

# **Logical Sub-Block**

image-20240705171230174

### Tx Buffer & Mux

buffer DL MANAMAN MuxMANAMAN DL MANAMAN DL MANAMAN Skip MANAMAN Buffer Buffer MANAMAN Buffer B

# **Byte Striping**

image-20240705172339842

## **Data Scrambling**

image-20240705172450492

PCIe MXXXXXXXIII Galois IXX LFSRXXXII PCIe 1.0 IX 2.0 IXXXII 16 IXX LFSR XXXXXXXII

image-20240705172531352

🛛 3.0 XXXXXXXXXXXXXX 23 🖂 LFSRXXXXX

image-20240705172536567

MANAMANILFSR MANAMANAN bit MANAMAN XOR MANAMANANAN

pcie-phy-lfsr-galois

| Lane | Seed | | --- | ---- | | 0 | 1DBFBCh | | 1 | 0607BBh | | 2 | 1EC760h | | 3 | 18C0DBh | | 4 | 010F12h | | 5 | 19CFC9h | | 6 | 0277CEh | | 7 | 1BB807h |

### **Encoding**

XXXX242B/256B XXXXX BXXXXX bit XXX Byte XXX

# 8b/10b ⊠

 $8b/10b \boxtimes ABCDE 1.0 \boxtimes 2.0 \boxtimes 2.5GT/s \boxtimes 5GT/s \boxtimes Abits \boxtimes ABCDEFGH \Box ABCDEFGH \Box$ 

image-20240705174102857

image-20240705174110853

### 128b/130b ⊠

 $128b/130b \boxtimes \Delta 64b/66b \boxtimes \Delta \Delta \Delta (5) \boxtimes \Delta (5) \boxtimes$ 

# **Framing**

image-20240705174145453

• MM DLLP MMMMMM 2 MM Token - SDPMStart of DLLPMMMMM

image-20240705174151441

image-20240705174208546

## **Encoding**

MM128b/130b MMMMMMMM 128bit \( \Delta\) block MMMMM 128bits \( \Delta\) payload \( \Delta\) 2bits \( \Delta\) \( \

- 01bXXXXX payload XXXXXXData BlockXXXXX 128bits

\( \) \( \)

image-20240705174235248

#### 242B/256B FLIT ⊠

242B/256B FLIT

image-20240705174353371

MAXIMAM FLIT MANPCIe MAXIM FLIT MANAMAM NRZ MAXIM 2.5 GT/s\subseteq 5.0 GT/s\subseteq 8.0 GT/s\subseteq 16.0 GT/s\subseteq 32.0 GT/s\subseteq 8.0 GT/s\subseteq 16.0 GT/s\subseteq 16.0

#### **Electrical Sub-block**

**™Modulation** 

NRZ ⊠⊠Non-Return-to-Zero⊠

image-20240705174549147

PAM4 ⊠

MANANAMAN PCIe6.0 MANA PAM4\Pulse Amplitude Modulation 4\mathbb{MANANAMAN 00 MA-V\10 MA+V\10 01 \mathbb{M}+V\3\mathbb{M}\dagger{M}\dagge

image-20240705174638258

# **™**Differential Signal ■

image-20240705174714897

image-20240705174727675

image-20240705174944032

MMM <u>Blog</u>

## **Data Link Layer**

#### Introduction

#### MXXXXX TLPXAck/NackXXXXXXXXXX

image-20240705142038727

image-20240705142914955

#### **XX** TLP

#### 

image-20240705144307306

## XIXIXIX

XIXIXIX

#### **M** DLLP

image-20240705144504223

image-20240705153319533

image-20240705153333401

#### XXXXX TLP XXXX DLL XXX CRC X 32bitXXXXX DLLP XXXX CRC X 16bitX

#### Ack/Nak

image-20240705153917566

## 

MI TLP MANAMAN PCIe MANAMAN TCMTraffic Class MANAMAN VCMVirtual Channel Channel MANAMAN VCMVIrtual Channel Channel Channel Channe

#### 

- InitFC1-P/NP/Cpl
- InitFC2-P/NP/Cpl

#### 

 $|\ Type\ |\ Id\ |\ |\ -----\ |\ --\ |\ |\ InitFC1-P\ |\ 0100b\ |\ |\ InitFC1-NP\ |\ 0101b\ |\ |\ InitFC1-Cpl\ |\ 0110b\ |\ |\ InitFC2-P\ |\ 1100b\ |\ |\ InitFC2-NP\ |\ 1101b\ |\ |\ InitFC2-Cpl\ |\ 1110b\ |\ |\ UpdateFC-P\ |\ 1000b\ |\ |\ UpdateFC-NP\ |\ 1001b\ |\ |\ UpdateFC-NP\ |\ 1001b\ |\ |\ UpdateFC-Cpl\ |\ 1010b\ |\ |\ UpdateFC-Cpl\ |\ 1010b\ |\ |\ UpdateFC-NP\ |\ 1001b\ |\ UpdateFC-NP\ |\ Updat$ 

- VC ID⊠v[2:0]⊠\Virtual Channel \( \text{Id\( \text{Id
- HdrFC\(\text{TLP}\)\(\text{XXX}\)\(\text{Credit}\)\(\text{XXXX}\)\(\text{TLP}\)\(\text{XXXX}\)\(\text{Header Credit}\)\(\text{XXXX}\)\(\text{TLP}\)\(\text{XXXX}\)
- DataFCMTLP MMMM Credit MMMM DWMDouble WordMMMM 4 MMMMMMM Data CreditM

image-20240705154129709

AVIP log ⊠ credit ⊠6 🛭 stack⊠post non-post cpl head and data

image-20240705154107474

XXXXX

#### 

image-20240705154329341

- 2. Switch MM InitFC1 DLLP MMMM InitFC2 DLLP MMMM

image-20240705154350541

**XXX**Blog

## **Transaction Layer**

[toc]

# **MANAMANAMAN** VC\(\text{MOrdering}\)

#### Introduction

- MXXXMemory Transaction
- IO XXIO Transaction

  ✓
- XXXXXConfiguration Transaction

  ✓
- XXXXIMessage Transaction

  ✓

#### 

- Posted

MXXXXXXXXXXXXXXXXNon-Posted NPM Posted PM Completion Cpl XX

image-20240705142038727

# **TLP**⊠Transaction Layer Packet⊠

image-20240705140042775

SMMU XXXX substreamID XXXXXX PASIDX

MANAMANAN DLLP MA CRCMANAN CRCMANAN TLP MANAMANAN TLP MANAMAN TLP MANAMANAN TLP MANAMANAN TLP MANAMANAN TLP MANAMANAN TLP MANAMANAN TLP MANAMAN TLP MANAMA

## TLP 🛭

image-20240705140608530

- · Fmt
- : TLP XXXX
- Bit 7XXXX 1XX Fmt XXX 100XXXXXXX TLP Prefix
- Bit 6\( \text{M} 1 = \text{MMMTLP MMMM Payload M} 0 = \text{MMMTLP MMM Payload M} \)
- **Bit** 5\(\times1 = \times\) 32 \(\times\) 32 \(\times\) 3DW Header\(\times\) 0 = \(\times\) 64 \(\times\) 3DW Header\(\times\)
- Type

- THMTLP Hints TPHMTLP Processing Hint TPH TLP Prefix MMM
- TD\ITLP Digest\ID\1 = \ID\1TLP Digest\IO = \ID\1TLP Digest
- ATMAddress Type MMMMATS MMMMM00 = MMMMM01 = MMMMM10 = MMMMM11 = MM
- Length Payload MANA DWDouble Word 1DW = 4 M

## **™™™**Transaction Descriptor

image-20240705140840954

#### 

## **MMMAttributes**

image-20240705141055372

#### **™** Ordering ■

Attr[2:1] Attr Bits AND BITS A

## No Snoop

MMMMMMM flag

#### **™XXXX**Traffic Class⊠

Traffic Class XXX 3 X bitXXXXXXXXXX 8 XXXXXXXXXXXX

XX TC XXXXXXX VCXVirtual ChannelXXXXXXXX

#### TLP XXXX

image-20240705141753898

M BDF MANAMAN ID MAN ID Based Routing MANAMAN MANAMAN ID MAN ID BASED ROUTING MANAMAN MANAMAN MAN IN MAN IN

#### MXXXXXXXXX

Implicit routing is used only with Message Requests, and is covered in Section 2.2.8

PCIe XXXX
[toc]
Overview
MMMDe-emphasis MM Pre-shoot MMMMMMMM
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
\(XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
image-20240726102421538
image-20240726102421538
image-20240726102421538    MANANANANANANANANANANANANANANANANANANAN
image-20240726102421538  \[ MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
image-20240726102421538    MANAGEMENT   MANA
image-20240726102421538
image-20240726102421538
image-20240726102421538

image-20240726105353700

**IXX** preset **IX** 

image-20240726105914739

XIXIX

**CTLE** 

**DFE** 

5 GT/s ፟

MXXXXXX-3.5dB MXXXXXXXXX-6dBMXXXXXXXX

8 GT/s⊠16 GT/s⊠32 GT/s ⊠

gen3 MXXXXXX FIRXXXXXX CTLE 🛭 DFEX

#### 

MANAN LO MANAN PCIe MAN EQ MANANAM EQMANANAMAMANAMAMAMAMAMAMA DLLPM

#### XIXIXIX

- IXX Link Control 3 Register I Perform Equalization
- ☑☑☑ Link Control 2 Register ☑ Target Link Speed ☑☑ 8 GT/s ☑☑☑☑
- XXX Link Control Register 

  ☐ Retrain Link XXXX

MXXXXXXX DLLP Blocking XXXXXX

#### XXXXXX

XXXXXXXX training

✓

MA PCIe MANAMANA EQ MANAMANA 100 ms NEQ MANAMANA PCIe Gen5 MANPCIe

## 

MANAMAN LTSSM Configuration MANAMAN TS MANAMAN Equalization bypass to highest rate

■ 32GT Capability Reg ■ Equalization bypass to highest rate

#### XXXXX

MANAMA 32 GT/s MANAMA No equalization needed MANAMA EQ MANAMA EQ MANAMA EQ MANAMA MANAMA EQ MANA

Gen1 XXXXXXXXXX gen5XXXXXXXX

#### XIXIXIX

MANNA Phase MPCIe Controller MANNAMAM link status MANNAM Equalization Phase Successful MAN

MXXX Phase 3 MXXXXXXXXX Equalization Complete MXXX

8GT ⊠ link status

16 🛭 32GT 🖺 16 🖺 32GT status

#### XIXIXIX

## 

- 3. XXXXXXX

#### XXXXXX

MY Port MY EQ MANAMAM Port MANAMAM EQM

⊠ 8 GT/s⊠Link Status 2 Regiser ⊠ Link Equanlization Requset 8 GT/s ⊠ № 16 GT/s № 16 GT/s Status Register ⊠ Link Equanlization Requset 16 GT/s □ 32 GT/s □ 32 GT/s □ 532 GT/s □ 6 GT/s

## EQ ₪

- 2. EQ Phase 0\( \text{DEC} = 0\( \text{NXXXXXX} \) 8 GT/s\( \text{USP} \) \( \text{NX} \) Preset \( \text{D Coefficients} \( \text{N DSP} \) \( \text{DSP} \) \( \text{NP} \) Phase \( 0 \)
- 3. EQ Phase 1⊠EC=1⊠DSP ⊠ USP ⊠ LF (Low Frequency⊠symbol7)⊠FS (Full Swing⊠symbol8) ⊠Postcursor (symbol9) ⊠ ⊠ Phase 2/3 ⊠ X S TS1 ⊠ EIEOS⊠
- 4. EQ Phase 2\(\timese EC = 2\timesi USP \timesi Master\(\timesi \timesi DSP \timesi Tx Preset \timesi \timesi \timesi USP \timesi \ti
- 5. EQ Phase 3\(\timesc{A}EC=3\timesc{A}DSP \timesc{A}\ti
- 6. EQ MINEC=0\( \text{LTSSM} \) Recovery.RcvrLock -> Recovery.RcvrCfg -> Recovery.Idle -> L0\( \text{L0} \) L0 \( \text{L0} \) 32 \\ \text{TS1/TS2} \( \text{LMM} \) EIEOS\( \text{EIOS} \)

image-20240726133733511

PCIe EQ XXX DSP XXX phase 1

XIXIX

https://mangopapa.blog.csdn.net/article/details/124539607

## ARM N2 XXXX

ARM N2 MAXMARM Neoverse N2 reference design ARM MAXMARM NEoverse N2 MARM MAXMARM ARM MAXMARM CPU MAXMARM CPU MAXMARM M

- 2. System Level Cache (SLC)

  ARM N2 

  A
- 4. AMBA (Advanced Microcontroller Bus Architecture)

- 7. SMMU (System Memory Management Unit)

MXXXXXXXXXXXX Arm Neoverse N2 reference design Technical Overview

image-20240704104921533

## 01 PCIe III.md

image-20240704105750294

image-20240704110348168

MANNIMHNP & CCG MANNIM NI-700MNI-700 MANNIMMAN controller MANNIM X16 MAN CCG MANNIM CXL & CCIX MAN

MSI-IC M MSI Switch controller MSI MSI MSI MSI

ITS XXX PCIe X MSI XXXXX GICXXX ITS XX GIC XXXXXXX

NIC-450  $\boxtimes$  NI-700  $\boxtimes$  NIC-450  $\boxtimes$  NIC-450  $\boxtimes$  Core  $\boxtimes$  cfg  $\boxtimes$  Controller  $\boxtimes$  NIC-450  $\boxtimes$  NIC-450  $\boxtimes$  AMBA  $\boxtimes$  ACE  $\boxtimes$ 

## PCIe XXXXXXX

# **Resource Degration**

[toc]

image-20230907171728542

#### XIXIXIXIX

```
InitializeResourcePool (&IoPool, PciBarTypeIo16);
InitializeResourcePool (&Mem32Pool, PciBarTypeMem32);
InitializeResourcePool (&Mem32Pool, PciBarTypePMem32);
InitializeResourcePool (&Mem64Pool, PciBarTypeMem64);
InitializeResourcePool (&PMem64Pool, PciBarTypePMem64);
```

#### 

image-20230907112441286

BAR MINI 11 MANAMANAN Prefetchable vs. Non-Prefetchable Memory Space

- XXXXXVWrite merging is allowed∑

PCIe Technology 3.0 Chapter 4.1.2.2

# 1. DegradeResource()

If any child device has both option ROM and 64-bit BAR, degrade its PMEM64/MEM64 requests in case that if a legacy option ROM image can not access 64-bit resources.

 $\boxtimes\!\!\!\boxtimes$  PCD  $\boxtimes\!\!\!\boxtimes$  PcdPciDegradeResourceForOptionRom

- X64 TRUE
- X32 ARM AARCH64 —- FALSE

## 1.2 Degrade Resource For Others

```
//
// Degrade resource if necessary
//
DegradeResource (Bridge, Mem32Node, PMem32Node, Mem64Node, PMem64Node);
```

```
BridgeSupportResourceDecode() Dridge XXXXX
MAXIM MergeResourceTree() MAXIM resoure tree
image-20230907153348997
image-20230907100002700
image-20230906184552816
2. XXXXXXX
image-20230907103257590
image-20230907111105623
bit0 - 0 ⊠ memory ⊠⊠
bit 2:1 MM memory MMM 00 32bit memory MMM 10- 64 bit memory MMM B
bit3 - 0 ፟ Non-prefetchable
NP-Mem64
2.2 Degrade Resource
M BridgeSupportResourceDecode() MAXMM PCI IO DEVICE.Decodes
image-20230906184420587
image-20230907100002700
M bridge MMM
#define EFI_BRIDGE_I032_DECODE_SUPPORTED
                                          0x0001
#define EFI_BRIDGE_PMEM32_DECODE_SUPPORTED
                                          0x0002
#define EFI BRIDGE PMEM64 DECODE SUPPORTED
                                          0x0004
#define EFI_BRIDGE_I016_DECODE_SUPPORTED
                                          0x0008
#define EFI BRIDGE PMEM MEM COMBINE SUPPORTED 0x0010
#define EFI_BRIDGE_MEM64_DECODE_SUPPORTED
                                          0x0020
#define EFI_BRIDGE_MEM32_DECODE_SUPPORTED
                                          0x0040
struct _PCI_IO_DEVICE {
  ...
 //
 // The resource decode the bridge supports
 //
 UINT32
                                        Decodes;
}
```

PCI IO DEVICE.Decodes MM DetermineRootBridgeAttributes()MMMMMM protocol MM

- IO capability ACPI spec 7.5.1.3.6

• Mem capability – PCIe spec 7.5.1.3.9

The bottom 4 bits of both the Prefetchable Memory Base⊠0x24⊠ and Prefetchable Memory Limit registers are read-only, contain the same value, and encode whether or not the bridge supports 64-bit addresses

- 0 the bridge supports only 32 bit addresses.
- 1 the bridge supports 64-bit addresses.

XXX bridge XXXXXX

image-20230907145320882

Prefetchable Memory Base 0x0021

Prefetchable Memory Limit 0x0031

0x28 XXXXXXX 32 XXXXXXXXXXXXX PMEM32 XXXXXXXXXXX PMEM32 XXXXXXXXXXX PMEM32 XXXXXXXXXX PMEM32 XXXXXXXXX PMEM32 XXXXXXXX PMEM32 XXXXXX MEM32X

#### 

```
InitializeResourcePool (&IoPool, PciBarTypeIo16);
InitializeResourcePool (&Mem32Pool, PciBarTypeMem32);
// InitializeResourcePool (&PMem32Pool, PciBarTypePMem32);
// InitializeResourcePool (&Mem64Pool, PciBarTypeMem64);
InitializeResourcePool (&PMem64Pool, PciBarTypePMem64);
```

#### 2.3 RC

RC ☑ Root Bridge ☒☒☒☒☒☒☒☒

Mem\PMem = Mmio32Base

Io.Base = Mem Limit Ⅲ IO \_SIZE

PMemAbove4G = **MmioBase** 

MemAbove4G

```
{ // PMem
 MAX_UINT64,
 0,
 0
}
image-20230907132349864
image-20230907133927772
  if (RootComplex->Mmio32Base != 0) {
      RootBridge->Mem.Base = RootComplex->Mmio32Base;
      RootBridge->Mem.Limit = RootComplex->Mmio32Base + RootComplex->Mmio32Size - 1;
      RootBridge->PMem.Base = RootBridge->Mem.Base;
      RootBridge->PMem.Limit = RootBridge->Mem.Limit;
      RootBridge->Io.Base = RootComplex->Mmio32Base + RootComplex->Mmio32Size -
AC01_PCIE_IO_SIZE;
      RootBridge->Io.Limit = RootBridge->Mem.Limit;
    }
    if (RootComplex->MmioBase != 0) {
      RootBridge->PMemAbove4G.Base = RootComplex->MmioBase;
      RootBridge->PMemAbove4G.Limit = RootComplex->MmioBase + RootComplex->MmioSize - 1;
if ((Attributes & EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM) != 0) {
    RootBridgeDev->Decodes |= EFI_BRIDGE_PMEM_MEM_COMBINE_SUPPORTED;
  }
  if ((Attributes & EFI_PCI_HOST_BRIDGE_MEM64_DECODE) != 0) {
    RootBridgeDev->Decodes |= EFI BRIDGE MEM64 DECODE SUPPORTED;
    RootBridgeDev->Decodes |= EFI_BRIDGE_PMEM64_DECODE_SUPPORTED;
  }
  RootBridgeDev->Decodes |= EFI BRIDGE MEM32 DECODE SUPPORTED;
  RootBridgeDev->Decodes |= EFI_BRIDGE_PMEM32_DECODE_SUPPORTED;
  RootBridgeDev->Decodes |= EFI_BRIDGE_I016_DECODE_SUPPORTED;
XIXIX
NP-MEM64 XXX NP-MEM32XXX bar XXXXXXXNP-MEM32 XXXXXXXXX
MXXXXXIII Linux kernel 5.18.0 MXXXXXIII EDK2 MXXX
M PCIe Spec MXXXXX NP-MEM64 MXXXX
image-20230907180903853
PCIe 3.0&4.0 Spec
image-20230915092058697
```

# **EDK2** ∅ optionRom ⊠⊠

[toc]

## 1. OpRom XXXX

0x30 0x30 0x30 0x30 0x380 Bridge 0x380

image-20230908091633958

XIXIXIX

image-20230908091708328

## **1.2 OpRom ∞**

No Plug and Play BIOS Specification

EFI takes advantage of both the **PCI Firmware Specification** and the PE/COFF Specification to store EFI images in a PCI Option ROM. There are several rules that must be followed when constructing a PCI Option ROM:

From UEFI Spec 14.4.21 PCI Option ROMs

XXXXXXX PCI Firmware Specification 3.0 XXX

## 2. OpRomImage

#### **Ⅲ OpRom**

□ LoadOpRomImage □ Rom □ Rom □ PCIR □ Rom □ Rom

Legacy MMMMRom 🛭 size MMMMMMM rom MMMMM 0 MM rom MMMMMM

# **◯** OpRom Image

image-20230908135043724

edk2 Mde Module Pkg Bus Pci Pci Bus Dxe Pci Option Rom Support.c

#### Resources

PCIe 5.0 Spec Chapter 7.5.1.2.4

https://blog.csdn.net/robinsongsog/article/details/51785335

https://zhuanlan.zhihu.com/p/343464819

https://www.cnblogs.com/free-1122/p/16611254.html

PCIe XXX

**PCIe AER** 

# **PCIe Interrupt**

# **PCIe Hot-Plug**

# **PCIe Power Management**

## PCIe DPC.md

XX

DPC MANAGEM unmasked uncorrectable error MANAGEM ERR FATAL MERR NONFATAL MANAGEM DPC MANAG

☐ DPC ☐ DPC ☐ Trigger Status bit and DPC Trigger Reason field☐ LTSSM☐ disable ☐ DPC Trigger Status bit ☐ DPC Trigger Sta

DPC XXXILTSSM XXXXXX detect XXXXXXXXXXX

image-20240704131847187

## **DPC Extended Capability structure**

image-20240704131926844

MXXX DPC extended capability XXXX ID ■ 1Dh

## DPC

image-20240704132016601

MM DPC Trigger Enable MMMMMMM DPC MMMMMM

image-20240704132045698

- 🛮 DPC Trigger Enable field 🖾 01b 🖾 DPC 🖾 DPC 🖾 ERR \_FATAL Message 🖾 DPC 🖎
- $\bullet$   $\boxtimes$  DPC Trigger Enable field  $\boxtimes$  10b $\boxtimes$ DPC  $\boxtimes$  DPC Trigger Enable field  $\boxtimes$  10b $\boxtimes$ DPC

#### **DPC**

- DPC ፟ enable ፟
- XXXXX Port XXXX DPC XXX
- DPC Software Triggering Supported bit in DPC Capability register ∅ 0x1∅

image-20240704132111525

☑ 1b ☑ DPC Software Trigger bit in the DPC Control Register ☑ Port ☑ DPC ☐ DPC ☐ DPC ☑ DPC ☐ DPC ☐ DPC ☑ DPC ☐ DP

image-20240704132124832

MIND DPC Status Register MIND DPC Status Register

image-20240704132148504

#### XXXXXXXXX

DPC Trigger Status 🛭 1 🖾 🖎 DPC 🖎

DPC Trigger Reason Ø 0x11 ₩₩₩₩₩₩ DPC Trigger Reason Extension ₩₩

DPC Trigger Reason Extension ☑ 0x01☒☒☒☒☒ DPC software Trigger ☒☐

#### DPC 🖾

#### XXX DPC XX DSP XXXXX DPC XXXXXX

DPC MMM DPC Control Register DPC Interrupt Enable bit MM

image-20240704132231738

DPC XXXXXX DPC Status Register 
☐ DPC Interrupt Status bit XXX

image-20240704132253717

image-20240704132308721

## **DPC ERR \_COR signaling**

DPC DSP MAN ERR COR MANAMA Advanced Error Reporting (AER)

DPC ERR \_COR signaling is enabled by the DPC ERR \_COR Enable bit in the DPC Control Register.

image-20240704132336098

### XXXXXX

- the Correctable Error Reporting Enable bit in the Device Control Register
- or the DPC SIG \_SFW Enable bit in the DPC Control Register is Set

PCIe Spec XX OS XX DPC XXXFW XX ERR COR signaling

## **DPC**

MMMMMM DPC Trigger Status bit in DPC Status Register MM Root port M DPCM

LTSSM MIXIMA disbale MIXIMA Data Link Layer Link Active bit in the Link Status Register reads 0b MIXIMA DPCM

MANAM Root Port MANAMANAMARP M DPC MANAM DPC RP Busy bit reads 0b.

image - 20240704132418536

## DL Active ERR COR signaling

DL \_Active MXXXXXXXX the Data Link Layer Link Active bit in the Link Status Register MXXXXXXXX DPC

M DL \_Active ERR \_COR signaling M DPC control MMMMMM:

image-20240704132518904

MDPC ERR \_COR MANAGEMENT

- the Correctable Error Reporting Enable bit in the Device Control Register
- or the DPC SIG \_SFW Enable bit in the DPC Control Register is Set

MAXIMITY MAXIM DL ACTIVE MAXIMIMAMAMAMAMINTY MAXIMIMAM ERR COR MAXIM

## **eDPC**

eDPC ☑ DPC ☒☒☒☒ PCIe Spec 3.1 ☒☒☒☒☒☒☒☒ ☑ DPC ☒☒☒☒☒☒☐ DPC ☒☒☒☒☒☒☒☐ RP PIO☒Root Port Programmed I/O☒☒☒☒☒☐

MM DPC capability MMM bit5 MMMMMM RP MMM eDPC MMM

image-20240704132607043

## PCIe

image-20240704132910411

image-20240704132921038

image-20240704132935032

#### RP PIO

#### 

Completion with Unsupported Request status (UR Cpl)

Completion with Completer Abort status (CA Cpl)

Completion Timeout (CTO) errors

MMMMMMMMConfiguration Requests I/O Requests Memory Requests MRP PIO MM 9 MMMMMM image-20240704133039272

☑ RP ☑ Completer ☑ UR ☑ CA error ☑ ☑ AER ☑

☑ RP ☑ Requester ☑ UR ☑ CA error ☑ ☑ RP PIO ☑ CTO error ☑ ☑ AER ☑ MAN RP PIO ☑ MAN ☑ MAN R

MANAMANA RP PIO MAN CTO error ANAMANA AER MAN CTO error ANAMANA

image-20240704133101020

image-20240704133108266

#### XIXIXIXIX

image-20240704133134383

RP PIO error control MANNAM DPC extended capability MANNAM RP PIO MANNAM AER capability MANNAM NAMED CONTROL OF CONTROL O

The RP PIO Status, Mask, and Severity registers ☒☒☒☒ AER ☒☐ the Uncorrectable Error Status, Mask, and Severity registers☒

MANAMAN RP PIO MANAMAN uncorrectable or advisory RP PIO Severity Register MANAMAN

Severity bit MMMMMM uncorrectable DPC MM DPC MM DPC MM DPC MM DPC MM ERR \_COR(if enabled) MMMMMMM

MANAM Severity bit M Clear MANAMAM (MM DPC) MANA ERR \_COR(if enabled) MANAMAM

The RP PIO Header Log Register, RP PIO ImpSpec Log Register, and RP PIO TLP Prefix Log Registers  $\boxtimes$  RP PIO log registers  $\boxtimes$ 

The RP PIO First Error Pointer, RP PIO Header Log, and RP PIO TLP Prefix Log △ AER △ the First Error Pointer, Header Log, and TLP Prefix Log △

RP PIO Header Log ◯◯ RP PIO error ☐ TLP header;

RP PIO ImpSpec Log Register MANAMAN MANN request TLP MM DPC capability MMM RP Log Size field M 5MMMMMM

- Number = RP Log Size 5\( \text{if RP Log Size <=9} \);
- Number =4\sqrt{if RP Log Size >9;

#### Linux Kernel XX DPC XXX

MINIMA Linux kernel 5.10.201 DPC RAS MINIMAN C2000 MM DPC RAS MINIMA

image-20240704133341302

🛮 dpc probe 🖾 🖾 DPC 🖾 🖾 DPC

image-20240704133356801

- line368♥♥♥♥♥ DPC capability ♥ control ♥♥♥♥♥♥

## 

image-20240704133458974

image-20240704133532559

- 🖾 IRQ HANDLED 🖾 🖾 🖾 🖾 🖂

#### XXXXXXX

image-20240704133555716

- ◯◯◯◯◯ status ◯ source ID ◯◯◯◯◯

- dpc \_process \_rp \_pio \_error 🖾 🖾

#### XXXXXXX

pcie \_do \_recovery(pdev, pci \_channel \_io \_frozen, dpc \_reset \_link);

MXXXXXXXX dpc \_reset \_link MXXXXX dpc.c MXXXXX DPC MXX

- MMMMMM Endpoint MMMMMMMMM Port MMMMMMM

image-20240704133630816

#### 

## 

image-20240704133648074

line179MM PCI \_DPC \_RECOVERED MMMMMM PCI \_ERS \_RESULT \_RECOVERED M

# CXL

CXL 🖾

[toc]

#### Overview

MANNA CXL MM PCIe MANNAM CXL MM PCIe MANNAM PCIe Gen1 MANNAM Link Training MM PCIe 5.0 MM Alternate Negotiation Protocol M CXL MM MANNAM CXL MM PCIe 5.0 MM MM PCI

image-20240725134114147

## **CXL Device Type**

CXL.io \( CXL.cache \( CXL.cache \( CXL.cache \( CXL.mem \) \( CXL.mem \) \( CXL.mem \( CXL.mem \) \( CXL.cache \( CXL.mem \) \( CXL.mem \) \( CXL.mem \( CXL.mem \) \( CXL.

image-20240725134229982

CXL Spec XX CXL Device XXXXXXXXX CXL Device XXXXXXXXX

Type 3 CXL Device: ☐ CXL.io ☐ CXL.mem ☐ CXL Device ☐ CXL Memory Expander ☐ image-20240725134250257

#### **CXL.io** Overview

## **CXL.cache Overview**

image-20240725135431891

#### **CXL.mem Overview**

CXL Memory Protocol 🖾 CXL.mem CPU 🖺 Device Memory 🖾 🖾 Die 🖾 M Compute Express Link(CXL) Phy 🖺 Link Layer Maxima Maxima Memory Controller 🖾 Host CPU 🖾 Memory Controller M Accelerator M Memory Controller M Memory Controller M Persistent M Hierarchical M

CPU Coherency Engine 🖾 CXL.mem 🖾 Request 🖺 Response 🖾 🖾 CXL.mem Master 🖾 CXL.mem Subordinate CXL.mem Master 🖾 CXL.mem Subordinate CXL.mem 🖾 CXL.mem Subordinate CXL.mem Subordinate CXL.mem Subordinate CXL.mem

☑ Subordinate Device ☑☑ Accelerator ☑☑CXL.mem Protocol ☑☑☑☑☑ Device Coherency Engine(DCOH)☑DCOH ☑☑☑☑☑☑ CXL.mem ☑☑☑☑☑

CXL.mem ☑ Master ☑ Subordinate ☑XXXX "M2S" ☑ Subordinate ☑ Master ☑XXXX "S2M" ☑

- **MXXXXX**—**X**RwD**X**

XXXX S2M XXXXXXXXXXXXXXXX

- MXXXX MXXXXXXX (NDR)

image-20240725134549647

#### XIXIXIX

## 

- MM CXL2.0 Device MMMM Component Register M HDM Decoder MMMMMM Component Register M CXL HDM Decoder Global Control Register (Offset 04h) -> HDM Decoder Enable MMM DVSEC ID 0 M Range Size M Range Base M Memory Address MMMM
- MM CXL 1.1 Device MMMM DVSEC ID 0 M Range Size M Range Base MMMM
- ⊠ CXL Root Port ☐ CXL Switch Upstream Port ☐ HDM Decoder ☑ M Decoder ☐ CXL Switch Upstream Port ☐ HDM Decoder ☐ DECOMPTION OF THE PORT OF THE PORT
- ☑ PCIe DVSEC for CXL Device ☑ CXL 2.0 Extensions DVSEC for Ports ☑ Mem \_Enable ☑

## **CXL HDM Decoder** ⊠⊠

# CXL XXX

#### 

image-20240718140347127

#### DVSEC

XX CXL 3.0 XXXXXX 9 X CXL XXX DVSECX

- PCIe DVSEC for CXL Devices XXX CXL PCIe DVSECXXX RCDXLDXSLDXFMLD XXL Device XXD Device XXX Device XX De
- Non-CXL Function Map DVSEC MXXXX Device ☐ Function ☐ CXL.cachemem ☐ Device ☐ Function ☐
- CXL Extensions DVSEC for Ports XXXX RPXDSP X USPXX PCIe XXXXXXXXXXX RCH-RCD XXX
- GPF DVSEC for CXL Ports ፟

  CXL Port 

  GPF 

  GPF 

  GPF Phase1

  GPF Phase2

  Timeout 

  GPF 

  Timeout 

  Timeout 

  GPF 

  Timeout 

  Timeout
- GPF DVSEC for CXL Devices ◯ CXL Device ◯ GPF ◯ GPF □ GPF Phase2 ☐ Timeout ☐ Phase2 ☐ Timeout ☐ CXL Devices ☐ GPF DVSEC for CXL DVSEC for CX

- MLD DVSEC XXXXX FM XXX LDXXX MLD XX Capability XXXXXXX LD XXXLD-ID XXXXXX

9 🛮 CXL DVSEC 🖾 DVSEC ID 🖾 🖎

image-20240709135151711

image-20240725171532850

XX DVSEC XXXXX

image-20240725173843171

image-20240726101740598

## Reg in MMIO

MANNA 9 MANNA PCIe MANNA CXL MANNA CXL MANNA PCIe MANNA PCIe MANNA 4KB MANNA CXL Component Register MANNA Memory Mapped MANNA Memory MANNAMANA MEMORY ME

XX CXL 3.0XCXL XXXXX 6 XXX MMIO XXXXXX

- RCH DP RCRB XXXXX RCH X 4KB XXXXXXXXX MEMBARO XXXXXXXXXXXX ACPI XXXX

MI RCRB II Components Register MANAMANAMAN CHBCR II Register Locator DVSEC MI Component Registers for All Other CXL Components MANAMANAMAN

image-20240709135610271

XIXIX

https://blog.csdn.net/weixin 40357487/article/details/132553156

# CXL in CMN

[toc]

#### CXS XXX

Coherent Multichip Link (CML) device = CCG

A given multi-chip link can be used for: • SMP (CML \_SMP) connection • CXL device attachment A CML device (CCG) can be configured to be used for **CML \_SMP** connection or **CXL device** attachment.

For SMP systems, CCG block is required to enable multi-chip SMP communications over a **CXS issue B interface**.

XX CXL XXXX CXS issue A interface

#### CCG ₩

image-20240708132240058 image-20240708132453025

### CCG XXXX

The **CML RA** node type has the following MPAM modes:

- SMP mode The CML RA passes the MPAM field on the USER field of the request. When snooped, the CML RA receives the MPAM field and passes it through the CHI SNP MPAM field.
- Non-SMP mode The CML RA drops the MPAM field that is received on the CHI request. The CML RA also does not receive MPAM field on CML snoops in this mode.
- CXSA mode The CML RA passes the MPAM field on the USER field of the request, even though CXSA is in non-SMP mode. You can use a configuration bit to enable passing of MPAM attributes when in CXSA mode.

The **CML HA** node type has the following MPAM modes:

SMP mode The CML HA receives MPAM fields through the USER field of the request and passes
them through the CHI MPAM field. On incoming CHI transactions, the CML HA passes CHI MPAM
values through on the USER field.

• Non-SMP mode The CML HA drops the MPAM values that it receives on CHI snoop. The CML HA does not receive the MPAM attributes on CML requests.

XXX CXL XXXXXX enable CXSA mode in RAX

# **CCG SAM**

# CXL in SCP

#### 

XXXXX SCP EDK2

#### CCG ₩

- SHA-1: bc14e780c120fc656ce905d6e219078a0006da88
- module/cmn700: configuring CCG for mapping Host address to CXL mem

A Memory region is reserved for CXL Memory. CXL.Mem ( $0x3fe\_0000\_0000$ ) comes under 4TB Chip-0 memory and the whole region is by default configured as SCG. Configured CXL.Mem region in HNF-SAM HTG and CCG SA node IDs for HTGs in following order -

```
HNF _SAM _CCG _SA _NODEID _REG HNF _SAM _HTG _CFG3 _MEMREGION HNF _SAM _HTG _CFG2 _MEMREGION HNF _SAM _HTG _CFG1 _MEMREGION
```

CXL Memory region is accessible as Normal memory with above configuration.

This patch maps Host address space to CXL device mem area through CCG node, based on the CXL device memory size, which is discovered by CXL module. CXL module invokes runtime CMN700 API for mapping the host address space and configuring CCG node.

This patch also adds a flag "cxl \_mem" in CCG \_Config structure for identifying host region and configuration reserved for CXL device memory purpose and thus differentiating from Remote chip memory.

Signed-off-by: Sayanta Pattanayak <u>sayanta.pattanayak@arm.com</u> Change-Id: I988f471db6a6a55f97320519413daedd8ea524fb

```
config _cmn700.c
```

N2 XXXXXX 0-0x4000000000 XXXXX SCG XXX

MXXX HNSAM XX 0-0x3fe00000000 XXX CCG-cxl mem XXX

```
.remote haid = 0,
            },
            { 0 }
        },
        .remote_agentid_to_linkid_map = {
            {
                .remote_agentid_start = (RNF_PER_CHIP * CHIP_0),
                .remote_agentid_end = (RNF_PER_CHIP * CHIP_0)
            },
        },
        .smp mode = false,
        .cxl_mem = true,
    },
};
#endif
MXXXX entryXXX 8GXXXXXXXX flag cxl memXXXX CCGX
static int cmn700_setup_rnsam_ccg_regions(void)
{
    const struct mod_cmn700_config *config;
    const struct mod cmn700 mem region map *region;
    struct cmn700_rnsam_reg *rnsam;
    unsigned int count;
    unsigned int cxra_ldid;
    unsigned int cxra_node_id;
    unsigned int idx;
    uint32 t bit pos;
    uint32_t group;
    config = ctx->config;
    /* Do configuration for CCG Nodes */
    for (idx = 0; idx < config->ccg_table_count; idx++) {
        region = &config->ccg_config_table[idx].remote_mmap_table;
        if (region->type != MOD_CMN700_REGION_TYPE_CCG) {
            return FWK_E_DATA;
        }
        FWK LOG INFO(
            MOD_NAME = [0x%llx - 0x%llx] %s",
            region->base,
            region->base + region->size - 1,
            mmap_type_name[region->type]);
        /st If the region is for extended memory area like CXL.Mem
         * and connected through CCG then the region shouldn't be
         * marked as Non-Hash region. CXL.Mem region should be part
         * of Hashed cache group area.
```

```
*/
       if (config->ccg_config_table[idx].cxl_mem == true)
           continue:
       for (count = 0; count < ctx->internal_rnsam_count; count++) {
           rnsam = ctx->internal rnsam table[count];
XXX CCG XXXXXX CXL.MemXXXXXX non-hashXXXX hashX
static int map_ccg_for_cxl_mem(uint64_t size)
   uint32 t idx;
   const struct mod_cmn700_config *config = ctx->config;
   const struct mod_cmn700_ccg_config *ccg_config;
   cmn700 rnsam stall();
   /* Do configuration of CCG Node for mapping remote CXL Mem area. */
   for (idx = 0; idx < config->ccg table count; idx++) {
       ccg_config = &(config->ccg_config_table[idx]);
       if (ccg config->cxl mem == true)
           ccg setup for remote mem(size, ctx, ccg config);
   }
   cmn700_rnsam_unstall();
   return FWK_SUCCESS;
}
APIXXXXX CCG CXL.Mem
MXXXXXXX online XX RNSAMXXXXXXXX stall XXX
image-20240708100321441
image-20240708100309041
ccg _setup _for _remote _mem
int ccg_setup_for_remote_mem(
   uint64_t size,
   struct cmn700 device ctx *ctx,
   const struct mod_cmn700_ccg_config *ccg_config)
{
   uint64_t reg_val;
   unsigned int index;
   unsigned int ccg_ldid;
   struct cmn700_hnf_reg *hnf_reg;
```

```
struct cmn700 ccg ra reg *ccg ra reg;
cmn700_ccg_ctx.is_prog_for_port_agg = false;
/* Enable CXSA */
ccg ldid = get_ldid(ctx, cmn700_ccg_ctx.is_prog_for_port_agg);
ccg_ra_reg = ctx->ccg_ra_reg_table[ccg_ldid].ccg_ra_reg;
for (index = 0; index < ctx->hnf count; index++) {
   /* Programming sequence to enable CXL.mem regions inside HNSAM */
   hnf reg = (struct cmn700 hnf reg *)ctx->hnf node[index];
   /* Configuring CCG SA node IDs for HTGs in the HNSAM */
    reg_val = hnf_reg->HNF_SAM_CCG_SA_NODEID_REG[0];
    reg val &= ~(CMN700 HNF SAM CCG SA NODEID MASK);
    reg val |= get node id(ccg ra reg);
   hnf reg->HNF SAM CCG SA NODEID REG[0] = reg val;
   /* CXSA/CXLSA aggregated SA selection function */
    /* □□□□□ region □□□□ SN NODE□ 8SN node, □□□ CXSA □□ */
   hnf reg->HNF SAM HTG CFG3 MEMREGION[0] |=
        (CMN700_HNF_SAM_HTG_MODE_CXSA <<
        CMN700 HNF SAM HTG SN MODE POS);
    /* 64B interleaved */
    /* CXSA ___ 0_0 interleaved _____0_0_0_0_0_0_0 0_64B */
    reg val = hnf reg->HNF SAM HTG CFG3 MEMREGION[0];
    reg_val &= ~(CMN700_HNF_SAM_HTG_SA_DEVICE_INTERLEAVE_CNTL_MASK <<
           CMN700 HNF SAM HTG SA DEVICE INTERLEAVE CNTL POS);
   hnf reg->HNF SAM HTG CFG3 MEMREGION[0] |= reg val;
    /* 1 CXSA/CXLSA port used */
    /* DDDDDDDDDDDDDDD 0 */
    reg_val = hnf_reg->HNF_SAM_HTG_CFG3_MEMREGION[0];
    reg_val &= ~(CMN700_HNF_SAM_HTG_SA_PORTS_CNT_MASK <</pre>
           CMN700 HNF SAM HTG SA PORTS CNT POS);
   hnf_reg->HNF_SAM_HTG_CFG3_MEMREGION[0] |= reg_val;
   /* htg region end addr[51:20] = end address of HTG region */
    reg val = ccg config->ra mmap table[0].base +
          (size - 1);
    reg val &= ~(CMN700 HNF SAM HTG REGION ADDR RES MASK);
   hnf_reg->HNF_SAM_HTG_CFG2_MEMREGION[0] |= reg_val;
   /* htg_region_base_addr[51:20] = start address of HTG region */
    reg val = ccg config->ra mmap table[0].base;
    reg_val &= ~(CMN700_HNF_SAM_HTG_REGION_ADDR_RES_MASK);
```

```
hnf_reg->HNF_SAM_HTG_CFG1_MEMREGION[0] |= reg_val;
        /* Configuring HTG region as Valid */
        hnf reg->HNF SAM HTG CFG1 MEMREGION[0] |=
            (UINT64_C(0x1) << CMN700_HNF_SAM_HTG_REGION_VALID_POS);</pre>
    }
     * Program the CXRA SAM with the address range and the corresponding
     * remote HAID.
     */
    program_ccg_ra_sam_addr_region(ctx, ccg_config);
    update_cxl_mem_region(ccg_config->ra_mmap_table[0].base,
                          ccg_config->ra_mmap_table[0].size);
    return FWK_SUCCESS;
}
XIXIXIX
• RA ⊠ SAM region: ⊠⊠
• RA ⊠ SAM valid⊠valid ⊠⊠
image-20240708143737820
image-20240708143928830
• CCLA ☑ flex bus control☑ MEM CACHE
• CCLA ☑ config control☑ MEM CACHE
image-20240708143808070
image-20240708144723101
image-20240708144143007
image-20240708144516623
image-20240708144538152
link 🛭
image-20240708145141381
image-20240708145159022
image-20240708145618083
image-20240708145629800
```

# CXL 🖾

[toc]

# CXL XXXX

# 

image-20240709112604509

image-20240709112653161

CXL2.0

☑ PCIe ☒☒☐

CXL1.1

**RCiEP** 

**HDM Decoder** 

# DDR

### **DDR Introduction**

[toc]

### Introduction

SDRAM vs. SRAM

- Synchronous Dynamic Random Access Memory
- Static RAM

image-20240725093325332

XXXXX SRAMXXXX SDRAMX

image-20240725103832027

# DDR3 SDRAM

image-20240725094537472

- 8 \( \text{bank} -> \text{BA[2:0]}, 3 \( \text{bit} \) \( \text{SM} \) 8 \( \text{SMM} \)
- XXXXXX AX15b XXX
- **XXXXXX** 10b;

**XXXXRow Address** XX 16 XX A0-A15 X

**⊠⊠Column Address⊠**10 **⊠**A0-A9**⊠** 

Bank MBank Address M3 MBA0-BA2M

image-20240725101809984

256Mb Configuration

```
 \left| \  \, \boxtimes \  \, \right| \  \, 256 Mb \ x \ 4 \ | \  \, 128 Mb \ x \ 8 \ | \  \, 64 Mb \ x \ 16 \ | \  \, | \  \, ------ \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \  \, | \
```

2Gb Configuration

switch on the fly | A12/BC# | A12/BC# | A12/BC# | Row Address | A0 - A14 | A0 - A14 | A0 - A13 | Column Address | A0 - A9,A11 | A0 - A9 | A0 - A9 | Page size | 1 KB | 1 KB | 2 KB |

#### DDR4 SDRAM

image-20240725095148736

XXXXRow AddressXX16 XXA0-A15X

**⊠⊠Column Address⊠**10 **⊠**A0-A9**⊠** 

Bank MMBank Address M2 MBA0-BA1M

Bank MINBank Group Address MI 2 MIBG0-BG1 MI

#### DDR5 SDRAM

image-20240725100117145

**XXXXRow Address** XX 16 XX A0-A15 X

**⊠⊠Column Address⊠**10 **⊠**A0-A9**⊠** 

Bank MABAnk Group Address 2 MBA0-BA1

Bank XXBank Address XX3 XXBG0-BG2X

XXXXXCommand AddressXXXXXX CA XX

#### XIXIXIX

- 1. Channel

- 4. Chip XXXXX DDR SDRAM XXXXXXXXXXX 64 XX Rank XXXX 8 X x8 X Chip XXXXXXXX
- 5. Bank Group IDDR4 XXXXX Bank Group XX DDR4 XXX Bank Group XXXXXX tCCD L
- 6. Bank MM Bank MMMM Row MMMMM Bank M Activate/Precharge MM
- 7. Row⊠Activate/Precharge ⊠⊠
- 8. Column XX Column XX n X Cell Xn X SDRAM XXX
- 9. Cell Cell III 1 bit III

### XIXIXIX

**MMMMMMM** 2K page **MMMMM** 1024 **MMMMM** x16 **MMMM** 2 M BMMM 2KBM

8N ⊠

XXXXXX 32 XXXXXX 4 XXX8 XXXXXXXX 8 NX

32

XIXIXIX

image-20240725110000495

DO XXXXXXX

### **Write Leveling**

 $\mathbf{D}\mathbf{Q}\mathbf{S}$ 

 $\mathbf{CK}$ 

 $\mathbf{D}\mathbf{O}$  Management of Management DO Management

#### XIXIX

- 1. XX SDRAM XX Write Leveling XXXXX SDRAM XXX DQS X CK XXXXXXXX DQ
- 3. MANN DOS MANN DO MANN 0 M 1 MANNAMANAMANDOS MAN CK MA
- 4. 🖾 SDRAM 🖾 Write Leveling 🖾

### **Read Leveling**

#### XIXIX

- 2. XXXXX 0 XXXXXXXX

### Spec

### SDRAM XXXXX JEDEC XXX

- JESD79F: DDR SDRAM
- JESD79-2F: DDR2 SDRAM
- JESD79-3F: DDR3 SDRAM
- [JESD79-4D: DDR4 SDRAM](<a href="https://www.jedec.org/document">https://www.jedec.org/document</a> \_search?search \_api \_views \_fulltext=jesd79-4 ddr4)
- JESD79-5B: DDR5 SDRAM

### M DDR MMMMMM LPDDR MM

- JESD209B: LPDDR SDRAM
- JESD209-2F: LPDDR2 SDRAM
- JESD209-3C: LPDDR3 SDRAM
- JESD209-4D: LPDDR4 SDRAM
- JESD209-5B: LPDDR5 SDRAM

### XXXXXX HBM XXX SDRAM XXX

- JESD235D: HBM
- JESD238A: HBM3

#### ፟ GDDR SGRAM ፟፟ SS

- SDRAM3.11.5.8 R16.01: GDDR4 SGRAM
- JESD212C.01: GDDR5 SGRAM
- JESD232A.01: GDDR5X SGRAM
- JESD250D: GDDR6 SGRAM

### XIXIX

https://www.cnblogs.com/sky-heaven/p/15948268.html

**Blog** 

https://zhuanlan.zhihu.com/p/26327347

# LeetCode

### 

### 

[toc]

static 🖾

extern 🖾

C XXXXXXX

 $C \boxtimes XXXXXXX$ 

### $\mathbf{C}$

### 

image-20240729163935134

```
#include <stdio.h>
int check_endianness() {
    union {
        unsigned int i;
        unsigned char c[4];
    } test_union;

test_union.i = 0x01020304;

if (test_union.c[0] == 1) {
    return 1; // []]
} else {
```

```
return 0; // □□
   }
}
int main() {
   if (check_endianness()) {
       printf("[] (Big-endian)\n");
   } else {
       printf("[] (Little-endian)\n");
   return 0;
}
test union.i XXXXX 0x01020304XXXXXX 32 XXXXXXXX 4 XXXXX
\boxtimes 64 \boxtimes \boxtimes \boxtimes 0\boxtimes 1
Brian Kernighan
x=x&(x-1)
image-20240729164839182
#include <stdio.h>
#include <stdint.h>
void count_bits(uint64_t number, int *count_zeros, int *count_ones) {
   *count_ones = 0;
   while (number) {
       number \&= (number - 1);
       (*count_ones)++;
   *count_zeros = 64 - *count_ones;
}
int main() {
   uint64_t number = 0b11010101; // [][]
   int count_zeros, count_ones;
   count_bits(number, &count_zeros, &count_ones);
   printf("Number of 0s: %d, Number of 1s: %d\n", count_zeros, count_ones);
   return 0;
}
```

#### MSB LSB

```
#include <stdio.h>
#include <stdint.h>
// _____LSB____
int find_lsb(uint64_t number) {
    if (number == 0) return -1; // [] [] 0 [] []
    int position = 0;
    while ((number \& 1) == 0) {
        number >>= 1;
        position++;
    return position;
}
// _____MSB____
int find_msb(uint64_t number) {
    if (number == 0) return -1; // [] [] [] []
    int position = 63;
    while ((number & (1ULL << position)) == 0) {</pre>
        position--;
    return position;
}
int main() {
    uint64_t number = 0b11010101; // [][]
    int lsb position = find lsb(number);
    int msb_position = find_msb(number);
    if (lsb_position != -1) {
        printf("LSB position: %d\n", lsb_position);
    } else {
        printf("The number has no LSB (number is 0).\n");
    }
    if (msb position != -1) {
        printf("MSB position: %d\n", msb_position);
    } else {
        printf("The number has no MSB (number is 0).\n");
    }
    return 0;
}
```

# memory copy

# Bit Map

```
[toc]
338. XXXXX
vector<int> ans;
   int countOnes(int nums) {
       int numOnes = 0;
       while(nums){
          nums \&= (nums - 1);
          numOnes++;
       }
       return numOnes;
   }
   vector<int> countBits(int n) {
       for (int index = 0; index <= n; index++) {</pre>
          ans.push_back(countOnes(index));
       }
       return ans;
   }
Brian Kernighan
x=x&(x-1)
```

```
[toc]
```

XXX

- XX mid XXXXXXXX

```
class Solution {
public:
    int searchInsert(vector<int>& nums, int target) {
       int left = 0;
       int right = nums.size() - 1;
       while(left<=right) {</pre>
           // DDDDDDleft + right DDD int max
           int mid = left + ((right -left) >> 1);
           if (nums[mid] > target) {
               // 000
               right = mid - 1;
           } else if (nums[mid] < target) {</pre>
               // 000
               left = mid + 1;
           } else {
               return mid;
           }
       }
       //000
       return left;
   }
};
```

### **74.** XXXXXX

MXXXXXXX for MXXXXXXXX

```
++
class Solution {
public:
```

```
bool searchMatrix(vector<vector<int>>& matrix, int target) {
        int left = 0:
        int right = matrix.size() * matrix[0].size() - 1;
        while (left <= right) {</pre>
            int mid = left + ((right - left) >> 1);
            int mid value = matrix[mid/matrix[0].size()][mid%matrix[0].size()];
            // printf("%d \n", mid_value);
            if (target == mid value) {
                return true;
            } else if (target > mid_value) {
               //right
               left = mid + 1;
            } else {
                right = mid - 1;
            }
        }
        // for (int x = 0; x < matrix.size(); x++) {
             for (int y = 0; y < matrix[0].size(); y++) {
        //
                  // printf("x-y: %d - %d □ %d\n", x, y, matrix[x][y]);
        //
                  if (target == matrix[x][y]) {
        //
                      return true;
        //
                  }
        //
             }
       // }
        return false;
   }
};
```

# 

```
t+
class Solution {
public:
    vector<int> ans;
    vector<int> searchRange(vector<int>& nums, int target) {
        int left = 0;
        int right = nums.size() - 1;

        int first = -1;
        int last = -1;
    }
}
```

```
// 000000
if (nums.size() == 0) {
    ans.push_back(-1);
    ans.push_back(-1);
    return ans;
}
while (left<=right)</pre>
    /* code */
    int mid = left + ((right - left) >> 1);
    if (nums[mid] == target){
        first = mid;
        right = mid -1;
    } else if (nums[mid] > target) {
        right = mid -1;
    } else {
        left = mid + 1;
    }
}
left = 0;
right = nums.size() - 1;
while (left<=right)</pre>
{
    /* code */
    int mid = left + ((right - left) >> 1);
    if (nums[mid] == target){
        last = mid;
        left = mid +1;
    } else if (nums[mid] > target) {
        //
        right = mid -1;
    } else {
        left = mid + 1;
    }
}
ans.push_back(first);
ans.push_back(last);
return ans;
```

```
}
};
33. XXXXXXXXX
class Solution {
public:
   int search(vector<int>& nums, int target) {
       int left=0, right=nums.size()-1;
       while(left<=right){</pre>
           int mid=left+(right-left)/2;
           if(target==nums[mid]) return mid;
           // 000000
           if(nums[left] <= nums[mid]) {</pre>
              if(target>=nums[left]&&target<nums[mid]){</pre>
                  right=mid-1;
               }else{
                  // 00000
                  left=mid+1;
               }
           }else{
              // 000000
               if(target>nums[mid]&&target<=nums[right]){</pre>
                  left=mid+1;
               }else{
                  right=mid-1;
               }
           }
       }
       return -1;
   }
};
```

<u>153.</u>

```
MM
[toc]
160. XXXX

    MXXXXXXXXX

class Solution {
public:
  ListNode *getIntersectionNode(ListNode *headA, ListNode *headB) {
     if (headA == NULL || headB == NULL) {
       return NULL;
     }
     ListNode *pa = headA;
     ListNode *pb = headB;
     while (pa != pb) {
       pa = (pa == NULL ? headB : pa->next);
       pb = (pb == NULL ? headA : pb->next);
     return pa;
  }
};
206. XXXX
ListNode* reverseList(ListNode* head) {
```

ListNode \*pre = nullptr; ListNode \*curr = head;

```
while (curr □= NULL) {
          /* 00000000 temp 0000000000 */
          ListNode * temp = curr->next;
          curr->next = pre;
          pre = curr;
          curr = temp;
       }
       return pre;
92. XXXX II
23<u>4.</u>
vector<int> nums;
       ListNode* p = head;
       while (p != nullptr) {
          nums.push_back(p->val);
          p = p->next;
       }
       for (int i = 0, j = (int)nums.size() - 1; <math>i < nums.size()/2; i ++, j--) {
          if (nums[i] != nums[j]) {
              return false;
          }
       }
       return true;
141. XXXX
XIXIXIX
if (head == NULL || head->next == NULL) {
          return false;
       }
       ListNode * fast = head->next;
```

```
ListNode * slow = head;
      while(fast != slow) {
         if (fast == NULL || fast->next == NULL) {
             return false;
         }
         fast = fast->next->next;
         slow = slow->next;
      }
      return true;
XIXIX
class Solution {
public:
   bool hasCycle(ListNode *head) {
      unordered_set<ListNode*> table;
      while(head) {
          if (table.find(head) != table.end()) {
             return true;
          }
         table.insert(head);
         head = head->next;
      }
      return false;
  }
};
142. XXXX II
XXXX aXXXX b
f=2s
f=s+nb\boxtimes f\boxtimes s\boxtimes \boxtimes n\boxtimes
XIXIXIX
s=nb
```

### MXXXXXXXXXXX Jb XXXXXXXX

```
class Solution {
public:
    ListNode *detectCycle(ListNode *head) {
       if (head == NULL || head->next == NULL) {
            return NULL;
       ListNode* fast = head;
       ListNode* slow = head;
       while(true) {
           if (fast == NULL || fast->next == NULL) {
               return NULL;
           }
           fast = fast->next->next;
           slow = slow->next;
           if (fast == slow) {
               break:
           }
       }
       if (fast == slow) {
           ListNode* ptr = head;
           while (ptr != slow) {
               slow = slow->next;
               ptr = ptr->next;
           return ptr;
       }
       return NULL;
    }
};
XXXXXX
class Solution {
public:
   ListNode *detectCycle(ListNode *head) {
       unordered_set<ListNode*> table;
       while(head){
           if (table.find(head) != table.end()) {
               return head;
           }
```

```
table.insert(head);
           head = head->next:
       }
       return NULL;
   }
};
21. XXXXXXXXX
++
   ListNode* mergeTwoLists(ListNode* list1, ListNode* list2) {
       if (list1 == nullptr) {
           return list2;
       } else if (list2 == nullptr) {
           return list1;
       } else if (list1->val < list2->val) {
           list1->next = mergeTwoLists(list1->next, list2);
           return list1;
       } else {
           list2->next = mergeTwoLists(list1, list2->next);
           return list2;
       }
   }
XXX
1. XXX
2. XXX
3. XXXX
++
class Solution {
public:
   ListNode* swapPairs(ListNode* head) {
       if (head == nullptr || head->next == nullptr) {
           return head;
       }
       ListNode* newHead = head->next;
       // _____newhead _____
       head->next = swapPairs(newHead->next);
       newHead->next = head;
```

```
// 0000000000000
      return newHead;
  }
};
25. K
class Solution {
public:
   ListNode* reverseKGroup(ListNode* head, int k) {
      ListNode *p = head;
      // _____head_
      // 000000 K 000000000
      for(int i = 0; i < k; i++) {</pre>
         if(!p) return head;
          p = p->next;
      }
      // *K*
      ListNode *q = head;
      ListNode *pre = nullptr;
      while(q != p) {
          ListNode *tmp = q->next;
          q->next = pre;
          pre = q;
          q = tmp;
      }
      // 🔲
      head->next = reverseKGroup(p, k);
      return pre;
   }
};
2.
00011 = [2,4,3], 12 = [5,6,4]
[7,0,8]
00342 + 465 = 807.
```

```
++
class Solution {
public:
   ListNode* addTwoNumbers(ListNode* l1, ListNode* l2) {
       ListNode *head = nullptr, *tail = nullptr;
       int carry = 0;
       while (l1 || l2) { //000
           // ______0
           int n1 = l1 ? l1->val: 0;
           int n2 = l2 ? l2->val: 0;
           // 00000000000000
           int sum = n1 + n2 + carry;
           // [] head [][[][[][][]
           // \bigcirc 10 \bigcirc
           if (!head) {
               head = tail = new ListNode(sum % 10);
           } else {
               tail->next = new ListNode(sum % 10);
               tail = tail->next;
           }
           // 000000
           carry = sum / 10;
           // 00000000000000
           if (l1) {
               l1 = l1 - \text{next};
           }
           if (l2) {
               l2 = l2 - \text{next};
           }
       }
       if (carry > 0) {
           tail->next = new ListNode(carry);
       }
       return head;
   }
};
19. XXXXXXXX N XXX
class Solution {
public:
   ListNode* removeNthFromEnd(ListNode* head, int n) {
       if (head == nullptr || head->next == nullptr) {
```

```
return nullptr;
       }
       ListNode* dummy = new ListNode(0, head);
       ListNode* p1 = head;
       ListNode* p2 = dummy;
       for (int i = 0; i < n; i++) {
           p1 = p1->next;
       }
       while(p1){
           p1 = p1->next;
           p2 = p2 - next;
       }
       p2->next = p2->next->next;
       ListNode* ans = dummy->next;
       delete dummy;
       return ans;
   }
};
<u>146.</u> <u>LRU</u> <u></u> ⊠
138. XXXXXXXX
XXXXXXXXX hash XXXXXXXX valueXXXXXXX
class Solution {
public:
 unordered_map<Node*, Node*>hmap;
   Node* copyRandomList(Node* head) {
       Node *p=head;
       // 00000000000000 DNA 000
       // 0000 value000000
       while(p){
     hmap.insert({p,new Node(p->val)});
```

```
p=p->next;
   }
       // 00000000
   p=head;
   while(p){
          // [[[] next []
     hmap[p]->next=hmap[p->next];
          // [[[] random [[
     hmap[p]->random=hmap[p->random];
          p=p->next;
   }
   return hmap[head];
};
++
class Solution {
public:
   ListNode* insertionSortList(ListNode* head) {
       // 0000000
       if (head == nullptr) {
          return head;
       }
       // 00000000000000
       ListNode* dummyHead = new ListNode(0);
       ListNode* lastSorted = head; // ______
       ListNode* curr = head->next; // [][][][][]
       // 000000000
       while (curr != nullptr) {
          // ______lastSorted ____
          if (lastSorted->val <= curr->val) {
              lastSorted = lastSorted->next;
          } else {
              ListNode* prev = dummyHead;
              while (prev->next->val <= curr->val) {
                 prev = prev->next;
              }
              // 0000000000
              lastSorted->next = curr->next;
```

392. XXXXX

```
XIXIXIX
| | int isdigit(int c) | MANAMANAMANAMAN | | int islower(int c) | MANAMANAMAN | | int tolower(int
125. XXXXX
□□: s = "A man, a plan, a canal: Panama"
□□□true
□□□"amanaplanacanalpanama" □□□□□
class Solution {
public:
  bool isPalindrome(string s) {
     string temp;
     for (auto c:s) {
        if (isdigit(c)) temp += c;
        if (islower(c)) temp += c;
        if (isupper(c)) temp += tolower(c);
     std::cout<<temp<<std::endl;</pre>
     int left = 0;
     int right = temp.length() - 1;
     while (left < right) {</pre>
        if (temp[left] == temp[right]) {
           left++;
          right--;
        } else {
           return false;
        }
     }
     return true;
  }
};
```

```
XXXX
[toc]
1. XXXX
\square\squarenums = [2,7,11,15], target = 9
\square\square\square[0,1]
\square\square\square\square nums[0] + nums[1] == 9 \square\square [0, 1] \square
class Solution {
public:
    vector<int> twoSum(vector<int>& nums, int target) {
        unordered_map<int ,int> table;
        for (int i = 0; i < nums.size(); i++) {</pre>
             auto it = table.find(target - nums[i]);
             if (it != table.end()) {
                 return {it->second, i};
             }
             table[nums[i]] = i;
        }
        return {};
    }
};
49. XXXXXXX
: strs = ["eat", "tea", "tan", "ate", "nat", "bat"]
[["bat"],["nat","tan"],["ate","eat","tea"]]
class Solution {
public:
    vector<vector<string>> groupAnagrams(vector<string>& strs) {
        // ____key ____value _____
```

unordered\_map<string, vector<string>> map;

for (auto str:strs){
 string key = str;

```
sort(key.begin(), key.end());
          map[key].push_back(str);
       }
       vector<vector<string>> ans;
       for (auto it = map.begin(); it != map.end(); it++) {
          ans.push back(it->second);
       }
       return ans;
   }
};
128. XXXXXX
\square\squarenums = [100,4,200,1,3,2]
ППП4
0000000000 [1, 2, 3, 4]00000 40
class Solution {
public:
   int longestConsecutive(vector<int>& nums) {
       // 0000000, 00000000
       unordered_set<int> num_set;
       for (const int& num : nums) {
          num_set.insert(num);
       }
       int longestStreak = 0;
       for (const int& num : num_set) {
          if (!num_set.count(num - 1)) {
              int currentNum = num;
              int currentStreak = 1;
              // DDDDDDDD currentStreak
              while (num_set.count(currentNum + 1)) {
                 currentNum += 1;
                 currentStreak += 1;
              }
              // [ max [ longestStreak ]
              longestStreak = max(longestStreak, currentStreak);
```

```
}

return longestStreak;
}
```

```
XXX
[toc]
283. XXX
\square: nums = [0,1,0,3,12]
\Box: [1,3,12,0,0]
class Solution {
public:
  void moveZeroes(vector<int>& nums) {
      int n = nums.size(), left = 0, right = 0;
      while (right < n) {</pre>
         if (nums[right]) {
            swap(nums[left], nums[right]);
            left++;
         }
         right++;
      }
  }
};
11. XXXXXXXX
++
class Solution {
public:
   int maxArea(vector<int>& height) {
      int left = 0, right = height.size() - 1; // []]]]
      // 0000000000
      while (left < right) {</pre>
         // 0000000000000000
         int currentArea = (right - left) * min(height[left], height[right]);
         // 000000
         maxArea = max(maxArea, currentArea);
         if (height[left] < height[right]) {</pre>
```

left++;

M

}

};

```
[toc]
20. XXXXX
class Solution {
public:
               bool isValid(string s) {
                             int n = s.size();
                             return false;
                             }
                             // 0000000000
                             unordered_map<char, char> pairs = {
                                            {')', '('},
                                           {']', '['},
                                           {'}', '{'}
                             };
                             stack<char> stk; // \landallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallandallan
                             // 0000000000
                             for (char ch: s) {
                                            if (pairs.count(ch)) { // []]]]]
                                                           if (stk.empty() || stk.top() != pairs[ch]) {
                                                                         return false;
                                                           }
                                                           } else {
                                                           stk.push(ch); // ______
                                            }
                             }
                             return stk.empty(); // 0000000
```

### **155.**

# 

# 

#### 

```
class MinStack {
public:
    stack<int> x_stack;
    stack<int> min_stack;
   MinStack() {
        min_stack.push(INT_MAX);
    }
    void push(int val) {
        x_stack.push(val);
        min_stack.push(min(min_stack.top(), val));
    }
    void pop() {
        x_stack.pop();
        min_stack.pop();
    }
    int top() {
        return x_stack.top();
    }
    int getMin() {
        return min_stack.top();
    }
};
* Your MinStack object will be instantiated and called as such:
* MinStack* obj = new MinStack();
 * obj->push(val);
 * obj->pop();
 * int param_3 = obj->top();
 * int param_4 = obj->getMin();
 */
```

# **394.**

```
\square\square\square s = "3[a]2[bc]"
∏∏∏"aaabcbc"
string decodeString(string s) {
    string ans = ""; // 0000000000
    stack<int> num_stk; // [][][][][]
    stack<string> str_stk; // [][][][][]
    int temp_num = 0;
                             // 00000000000
    int len_s = s.size(); // 0000000
    for (int i = 0; i < len s; i++) {
        if (isdigit(s[i])) {
            temp_num = temp_num * 10 + s[i] - '0'; // [][][]
        } else if (isalpha(s[i])) {
            } else if (s[i] == '[') {
            num_stk.push(temp_num);
                                         // 00000000
            temp_num = 0;
                                         // [] temp_num
            str_stk.push(ans);
                                         // [[[] ans [[]
            ans = "";
                                         // [] ans[][][][][][]
        } else if (s[i] == ']') {
            int times = num_stk.top();
                                             // 000000
                                             // 00000000
            num_stk.pop();
            string temp = str_stk.top();  // 00000000
            str_stk.pop();
                                              // 0000000
            // \square ans \square\square times \square\square\square\square\square temp \square
            for (int j = 0; j < times; ++j) {
                 temp += ans;
            }
            ans = temp; // [] ans [][[][[][]
        }
    }
    return ans; // \[ \] \[ \] \[ \]
}
739.
\square: temperatures = [73,74,75,71,69,72,76,73]
\square: [1,1,4,2,1,1,0,0]
```

# **System Design**

system-design-primer

System Design Overview

# **Tool**

Tool

# Git

⊠ git bash ⊠ git status ⊠⊠⊠⊠

git config --global core.quotepath false

# 

[toc]

### 

XX

- 1. XXXXXXXXXXXXXXX
- 2. XXXXXXXXXXXXXXX
- 4. XXXXXXXXXXXXX

# **Manual Meeting Minutes**

XIXIXIX

- 1. XXXX
- 2. 🛮 Jira 🖾 HSD 🖾 HSD 🖾 unit test 🖾 🖽

# One on One

# 2024 Reading

[toc]

**XXXX** 1566

 $\boxtimes$ 

ARM XXXXXXX