



Instructions per Second vs Throughput





-100.0% -98.7% -100.0% -98.1% -98.3% -98.1% -90.0% -98.3% -98.2% -98.2% -97.1% -95.9% -97.6%


Received Throughput vs Requested with CPU Utilization Overlay




Total System CPU Utilization vs Throughput









Net Virt RX CPU Utilization vs Throughput




Client0 CPU Utilization vs Throughput







System CPU Utilization vs Throughput



Total CPU Cycles vs Throughput




Kernel CPU Cycles vs Throughput




-97.9% -97.8% -97.7% -97.9% -98.1% -98.4% -98.3% -98.4% -98.3% -98.1% -98.2% -98.2% -98.2%

User CPU Cycles vs Throughput




-98.5% -98.6% -98.6% -98.6% -98.5% -98.5% -98.5% -98.4% -98.5% -98.6% -98.6% -98.6% -98.5%

Idle CPU Cycles vs Throughput



L1 I-cache Misses (Total) vs Throughput



-94.0%

-93.9%

-93.4%

-95.1%

-94.0%

-91.9%

-91.5%

-91.7%

-91.8%


-92.0%

-92.0%

-91.9%


-91.8%

L1 D-cache Misses (Total) vs Throughput



-96.4% -96.3% -96.2% -96.7% -96.4% -96.4% -96.5% -96.3% -96.3% -96.3% -96.5% -96.5% -96.4%

L1 I-TLB Misses (Total) vs Throughput



-94.3%

-94.1%

-93.8%

-94.5%

-94.1%

-94.1%

-93.9%

-94.1%

-93.7%


-93.9%

-94.1%

-94.2%

-94.1%

L1 D-TLB Misses (Total) vs Throughput



-95.8%

-95.6%

-95.8%

-96.0%

-95.6%

-95.1%

-95.2%

-95.2%

-94.9%


-95.0%

-95.0%

-94.9%

-94.9%

Instructions (Total) vs Throughput



-98.5%

-98.5%

-98.9%

-98.0%

-98.4%

-98.1%

-86.3%

-98.3%


-98.1%

-98.2%

-97.1%

-95.7%

-97.6%



-96.0%

-96.0%

-96.3%

-95.8%

-95.6%

-96.3%

-96.2%

-96.1%

-96.1%


-96.0%

-95.9%

-95.8%


-95.8%

L1 I-cache Misses per Packet vs Throughput




-94.0% -93.8% -93.4% -95.1% -94.0% -91.9% -91.5% -91.7% -91.8% -92.0% -92.0% -91.9% -91.8%

L1 D-cache Misses per Packet vs Throughput




-96.4% -96.3% -96.3% -96.7% -96.4% -96.4% -96.5% -96.3% -96.3% -96.3% -96.5% -96.5% -96.4%

L1 I-TLB Misses per Packet vs Throughput



-94.3% -94.1% -93.8% -94.5% -94.1% -94.1% -93.9% -94.1% -93.7% -93.9% -94.1% -94.2% -94.1%

L1 D-TLB Misses per Packet vs Throughput



-95.8%

-95.6%

-95.8%

-96.0%

-95.6%

-95.1%

-95.2%

-95.2%

-94.9%


-95.0%

-95.0%

-94.9%

-94.9%

Instructions per Packet vs Throughput



-98.5%

-98.5%

-98.9%

-98.0%

-98.4%

-98.1%

-86.3%

-98.3%

-98.1%


-98.2%

-97.1%

-95.7%


-97.6%

Branch Mispredictions per Packet vs Throughput




-96.1% -96.0% -96.3% -95.8% -95.6% -96.4% -96.2% -96.1% -96.1% -96.0% -95.9% -95.8% -95.7%

Cycles per Packet vs Throughput



Instructions per Packet vs Throughput



-98.5%

-98.5%

-98.9%

-98.0%

-98.4%

-98.1%

-86.3%

-98.3%


-98.1%

-98.2%

-97.1%


-95.7%

-97.6%




-96.1% -96.0% -96.3% -95.8% -95.6% -96.4% -96.2% -96.1% -96.1% -96.0% -95.9% -95.8% -95.7%


Mean Round-Trip Time (μ s) vs Throughput



Packet Rate (packets/s) vs Throughput



Received Throughput (Mb/s) vs Throughput



Sent Throughput (Mb/s) vs Throughput

