Project One

Simulation of Carry Completion Adder

Name:Zhexin Zhang
Student ID:ipk693

1. The code for the simulation of CCA:

```
#include<stdio.h>
#include<cmath>
#include<time.h>
#include<stdlib.h>
#include<iostream>
using namespace std;
#define TESTSET 1000
int main()
{
    //initialize the parameters
    int numA[48], numB[48], operandSize, carryIn1[48], carryIn0[48], carryOut0[48],
carryOut1[48], sum[48];
    int i, j, cycle, temp,temp1;
    bool done[48], CC;
    float delay[48];
    srand((unsigned)time(NULL));
    for (i = 1; i <= 48; i++) delay[i] = 0.0;//initialize delay for every operand size
    for (operandSize = 1; operandSize <= 48; operandSize++)//the first loop that changes
operand size
    {
        for (i = 0; i < TESTSET; i++)//the second loop to test 1000 times for each operand size
        {
            cycle = 0;//at the beginning of every test set,reset the clock cycle to 0;
            CC = false;
            for (j = 0; j < operandSize; j++)/*generate the two operands and initialize other
outputs to zero*/
            {
                numA[j] = rand() % 2;//generate a random binary number A
                numB[j] = rand() % 2;//generate a random binary number B
                carryIn0[j] = 0;
                carryIn1[j] = 0;
                carryOut0[j] = 0;
                carryOut1[j] = 0;
                sum[j] = 0;
```

```
                }
/*at the beginning of each test set,carryin0 on the first bit is always 1,that means the first bit has no carry in.*/
                carryIn0[0] = 1;
                carryIn1[0] = 0;
                while (CC == false)//start the simulation
                {
                        if (cycle != 0)
                        {
                                CC = true;
                                temp1 = 1;
                                while ((CC == true)&&(temp1<operandSize))//every 2d delay,check if the carries has been completed
                                {
                                        for (j = 0; j<operandSize; j++)//set all the done for each bits in this cycle
                                        {
                                                done[j] = ((carryOut0[j] || carryOut1[j]) ? true : false);
                                        }
                                        for (j = 0; j<operandSize; j++)//if one bit has not been finalized, set CC to false, and break the loop
                                        {
                                                if (done[j] == false)
                                                {
                                                        CC = false;
                                                        break;
                                                }
                                                temp1++;
                                        }
                                }
                        }
                        if (CC == true) break;
                        /*generate new sum,carryout0,carryout1 in this cycle*/
                        for (j = 0; j<operandSize; j++)
                        {
                                carryOut1[j] = ((numA[j] && numB[j]) || (carryIn1[j] && (numA[j] ^ numB[j])));
                                carryOut0[j] = ((!numA[j] && !numB[j]) || (carryIn0[j] && (numA[j] ^ numB[j])));
                                sum[j] = numA[j] ^ numB[j] ^ carryIn1[j];
                        }
                        for (j = 1; j<operandSize; j++)
                        {
                                carryIn0[j] = carryOut0[j - 1];
```

```
                        carryIn1[j] = carryOut1[j - 1];
                    }
                    cycle++;//need 1 more cycle
                }
                temp = cycle * 2 + 2;
                delay[operandSize] += temp;
            }
            cout << "The operand size = " << operandSize;
            cout << "The average delay =" << (delay[operandSize] / TESTSET) << endl;
        }
}
```

2. The result of the simulation is shown as below:



Fig 1. Simulation output by C

3. The plot of the final results in d (gate delay) versus the operand size (n):



Fig 2. Graphic representation of Operand Size vs Gate Delay

4. The simulation results with a snapshot of all carryin 0 and carryin 1 at the end of each cycle is shown as bolow:

```
carryOut0 = 111000010000111110011000001111001100111000000000
carryOut1 = 000111101111000001100111110000110011000111111111
carryOut0 = 010100000011001000001100000000010000001011011001
carryOut1 = 100010001100100000101000001001000000100000000000100
carryOut0 = 011100000011001100001110000000011000001111111001
carryOut1 = 100011001100110001110000011011000011000000000110
carryOut0 = 011100000011001110001111000000011100001111111001
carryOut1 = 100011101100110001110000011111100011100000000110
carryOut0 = 011100000011001110001111100000011100001111111001
carryOut1 = 100011111100110001110000011111100011110000000110
carryOut0 = 000000010100111010010000001000110000110000001000
carryOut1 = 100010100001000100001101100001000111001000000100
carryOut0 = 000000011110111011010000001100111000110000001000
carryOut1 = 110011100001000100001111110001000111001100000110
carryOut0 = 000000011110111011110000001110111000110000001000
carryOut1 = 111011100001000100001111110001000111001110000111
carryOut0 = 000000011110111011110000001110111000110000001000
carryOut1 = 111111100001000100001111110001000111001111000111
carryOut0 = 000000011110111011110000001110111000110000001000
carryOut1 = 111111100001000100001111110001000111001111100111
carryOut0 = 000000011110111011110000001110111000110000001000
carryOut1 = 111111100001000100001111110001000111001111110111
carryOut0 = 101000100000011000000000101101000100000011000100
carryOut1 = 000001000101000000010000010010010001101100001000
carryOut0 = 111100110000011100000000101101100110000011100110
carryOut1 = 000001000111100000011000010010011001111100001000
carryOut0 = 111110111000011110000000101101100110000011110111
carryOut1 = 000001000111100000011100010010011001111100001000
carryOut0 = 111110111000011111000000101101100110000011110111
carryOut1 = 000001000111100000011111010010011001111100001000
carryOut0 = 100100000100000101100000000000000100001000001000
carryOut1 = 001000001011111000000100100010000010000001110000
carryOut0 = 110110000100000111110000000000000100001100001100
carryOut1 = 001000001011111000000110110011000011000001110000
carryOut0 = 110111000100000111111000000000000100001110001110
carryOut1 = 001000001011111000000111111011100011100001110000
carryOut0 = 110111100100000111111000000000000100001110001111
carryOut1 = 001000001011111000000111111111110011110001110000
carryOut0 = 110111110100000111111000000000000100001110001111
carryOut1 = 001000001011111000000111111111111011110001110000
The operand size = 48
The average delay =13.572
```

Fig 3. Carryin and Carryout in each cycle

5. **Code for print out this part is:**

```
cout<<"carryOut0 = ";
```

```
for(j=0;j<operandSize;j++) cout<<carryOut0[j];
cout<<"\n";
cout<<"carryOut1 = ";
for(j=0;j<operandSize;j++) cout<<carryOut1[j];
cout<<"\n";
```

6. Conclusion:

From the results and figures above, we can find out that when the operand size is greater, the average gate delay and the operand size may has linear relationship. However, we had not taken enough test sets to test it, the more tests we take, the more accurate the result will be.