Computation Structures 2014. Jue 2 hong
S4 Designing garles using CMOS
☐ Simplifying gate circuits using Karnaugh maps ☐ mux and ROM
Designing godes using (MOS.
- NFET = PULL DOWN -15
The two types of Mosfets serve as switches on=1 on=0
The two switches complement each other I I I O I=1 O=0 I=0 O=0 I=0 O=0 I=0 O=0 I=0 O=0 I=0 I=0 O=0 I=0 I=0 I=0 I=0 I=0 I=0 I=0 I=0 I=0 I
- All CMOS components have a pull up part and a pull dam part only I prets only, pull down PFETS only I - Switches have connections with logic
parallel () OR -


cascade (AWD ______


- Use the connection to build more complex pull up and pull down elements. parallel 1 PARALLEL (A,B) (must be NFETS) 0=1 when A=0 or B=0 -> A+B complement? De Morgan's Law 0=0 when A=1 and B=1 parallel & (must be PFETS) (ASCADE (A,B) This is the rule of translating logic to circuit D= A +B = AB

(NAND gate) _______ (NAND gate) / A or Band C

Should know how to translate circuit to logic

- NAND gak is universal — AND. OR. NOT.






The (zight output $Y = \overline{X}_0 \overline{X}_1 \cdot \overline{X}_1 \cdot$

- ROM

X is address $0 \sim 2^N$ Y is data item

- Rom can be made of MUX decoder.



how to connect Y&Z

Avop Swithout externel signal Yi=1

what if Yi=0? use pull-down, driven by

default 0? negate & Ki