


- S5
- moving to sequential logic.
 - D latch: memory device and dynamic discipline
 - clocks and edge-triggered flip-flops

Moving to sequential logic

- one can build an ALU using combinational logic, and any Boolean function could be done discipline. $F(I, O)$
V_{IH} V_{OL}...
- but there are functions that cannot be computed:
Summing up a sequence of numbers
∴ the sequence can be arbitrarily long ∴ no fixed input
- statemachines can.



$$t = [0, 1, 2, 3, 4 \dots]$$

$$X = [5, 6, 1, 2, 3 \dots]$$

$$Y = [5, 11, 12, 4, 17 \dots]$$

how is a state machine implemented?

$$t = [0, 1, 2, 3, 4 \dots]$$


$$X = [5, 6, 1, 2, 3 \dots]$$

$$S = [0, 5, 11 \dots]$$

$$Y = [5, 11 \dots]$$



- Designing a state is the key to building a state machine.
- Two things to consider in a hardware
 - { how to represent time series?
 - { how to make a device remember its state?
- Talk about the latter first.

D-latch: memory device and dynamic discipline.



$G=0$: Select previous output (remember it)
 $G=1$: select current D.


- Data select (S3)



- Consider time constraints.


drawing wave forms

• we learned




(static discipline)

• I is real also




to write together




• Now back to D-latch

what if not?
meta
stability!



lock G 1 \rightarrow 0 D change before G D \rightarrow Q \rightarrow A = 2tpd.



unlock G 0 \rightarrow 1 Q change 1tpd D must remain.

Dynamic discipline include

$\left\{ \begin{array}{lll} \text{Setup time} & t_s & \text{data before clock} \\ \text{hold time} & t_h & \text{data after clock} \end{array} \right.$

Breaking that lead to logic error

• Clocks and edge-triggered flip-flops.


- What is a clock?

$t = [0, 1, 2, 3, 4, \dots]$

$x = [1, 3, 5, 7, \dots]$


$y = [1, 4, 9, 16, 25]$

periodical \rightarrow



we use single-edge.

- D-latch does not work with the clock neatly



- edge-triggered-flip-flops (ETFF)



stable

act as delay

$t = [0, 1, 2, 3, 4 \dots]$

$X = [0, 0, 1, 0, 1 \dots]$

$Y = [0, 0, 0, 1, 0]$



- dynamic discipline

t_{setup} for $Q_0 \rightarrow t_{\text{setup}}(\text{D-latch})$ for $Q \rightarrow t_{\text{setup}}(\text{D-latch})$: $\text{L} \text{L} - t_{\text{pd}} > t_{\text{setup}}$
 t_{hold} for $Q_0 \rightarrow t_{\text{hold}}(\text{D-latch})$ for $Q \rightarrow t_{\text{hold}}(\text{D-latch})$: $\text{H} \text{H} - t_{\text{cd}} > t_{\text{hold}}$
 t_{pd} after clock change $\rightarrow t_{\text{pd}}(\text{D-latch})$
 t_{cd} $\rightarrow t_{\text{cd}}(\text{D-latch})$

- register = multi-bit ETFF

