




S4


- ☐ Designing gates using CMOS
- ☐ Simplifying gate circuits using Karnaugh maps
- ☐ mux and ROM

Designing gates using CMOS


- NFET = PULL DOWN 
- PFET = PULL UP 
- The two types of MOSFETS serve as switches




- The two switches complement each other



inverter




- All CMOS components have a pull up part and a pull down part.
- Pull-up NFETS only, pull down PFETS only
- Switches have connections with logic



- Use the connection to build more complex pull up and pull down elements.

parallel ↗
(must be NFETs)



$O=1$ when $A=0$ or $B=0$

→ $\bar{A} + \bar{B}$

PARALLEL (\bar{A}, \bar{B})

complement?


↓
De Morgan's Law

↓
 $\overline{\bar{A}\bar{B}}$

$O=0$ when $A=1$ and $B=1$




parallel ↘
(must be PFETs)




CASCADE (A, B)

↓
This is the rule of translating logic to circuit



$$O = \bar{A} + \bar{B} = \overline{AB}$$

(NAND gate)



Q: how to make (NOR) AND gate? / A or $\overline{B \text{ and } C}$



Should know how to translate circuit to logic

- NAND gate is universal — AND, OR, NOT.

Simplifying gate circuits using Karnaugh maps.

- We have learned using algebra to simplify circuits
- a more intuitive method uses graphs
- Karnaugh maps $\left\{ \begin{array}{l} \text{advantage: simple} \\ \text{disadvantage: only works for 2-5 inputs} \end{array} \right.$


- 2 input case.





complex $\rightarrow \bar{A}\bar{B} + \bar{A}B + AB$

Simple $\rightarrow \boxed{} + \boxed{} \quad \bar{A} + B$

- 3 input case





decompose \rightarrow



complex $\rightarrow A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C + ABC + \bar{A}BC$

Simple $\boxed{} + \boxed{} \quad A + BC$

- 4 input case





$B\bar{D}$

$B\bar{C}$

• MUX and ROM

- multiplexer



The $(2^i)^{th}$ output

$$Y_{(2^i-1)} = \bar{X}_0 \bar{X}_1 \dots \bar{X}_{i-1} X_i \bar{X}_{i+1} \dots X_N$$

(one-hot)


- ROM



X is address $0 \sim 2^N$

Y is data item

- ROM can be made of ~~MUX~~ decoder.



how to connect Y & Z

