
## Computation Structures 2014 yerly I moving to sequential logic. I Dlatch: memory device and dynamic discipline clocks and edge-triggered flip-flops · Moving to sequential logic - one can build an ALU using combinational logic, and any Boolean function could be done VIH VOL-- but there are functions that cannot be computed: Summing up a sequence of numbers the sequence can be arbitrarily long in no fixed input - statemachines can. t=[0,1,2,3,4---] X= [5,6,1,2,3 --- ] Y = [5, 11, 12, 4, 17 -- ] how is a state machine implemented?

t = [0, 1, 2, 3, 4...] X = [5, 6, 1, 2, 3...] S = [0, 5, 1, 2, 3...]

Y = 75 11 ===

- Designing a state is the key to buildly a state mac.
- Two things to consider in a hardware Chow to represent time series? I how to make a device remober its state?
- Talk about the latter first.


## · D-latch: memory device and dynamic discipline.





G=0: Select previous odpot (remember it)

G=1: select current D

- Data select (S3)







## Dynamic discipline include (Setup time to data before clock hold time to data after clock. Breaky that lead to logic error

Breaky that lead to logic error . Clocks and edge-triggered flip-flops.

- What is a clock?

$$t = [0, 1, 2, 3, 4, ---]$$
  
 $x = [1, 3, 5, 7, ---]$   
 $y = [1, 4, 9, 16, 25]$ 


periodical >>


wave

Single-edge 0 1 2 3 4 5 6 7 tick

double-edge 0 1 2 3 4 5 6 7 tick tick

We use single-edge.





register ted=(ns tpd=3ns ts=2ns th=2hs

A +pd = +cd = ?

after clock,  $X \ge 2nS \rightarrow NP$  ig  $\ge 1nS$  if the  $\ge 2-1=1nS$  before clock,  $X \ge 2nS \rightarrow X \rightarrow g$  of  $y = x + x \rightarrow g$  the second second in the  $x \rightarrow g$  of  $y = x + x \rightarrow g$  of

