
Virtual Memory: Systems

15-213: Introduction to Computer Systems "18th" Lecture, July 10, 2019

Instructor:


Sol Boucher

Recap: Hmmm, How Does This Work?!




VM as a Tool for Memory Management

- Simplifying memory allocation
- Sharing code and data among processes




Review: Virtual Memory & Physical Memory




A page table contains page table entries (PTEs) that map virtual pages to physical pages.

Extension: VM as a Tool for Memory Protection

- **Extend PTEs with permission bits**
- MMU checks these bits on each access



Virtual Address Space of a Linux Process



Today

- Address translation
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

VM Address Translation

- Virtual Address Space
 - $V = \{0, 1, ..., N-1\}$
- Physical Address Space
 - $P = \{0, 1, ..., M-1\}$
- Address Translation
 - MAP: $V \rightarrow P \cup \{\emptyset\}$
 - For virtual address a:
 - \blacksquare MAP(a) = a' if data at virtual address a is at physical address a' in P
 - \blacksquare MAP(a) = \emptyset if data at virtual address a is not in physical memory
 - Either invalid or stored on disk

Summary of Address Translation Symbols

Basic Parameters

- $N = 2^n$: Number of addresses in virtual address space
- M = 2^m: Number of addresses in physical address space
- $\mathbf{P} = \mathbf{2}^{p}$: Page size (bytes)


Components of the virtual address (VA)

- **VPO**: Virtual page offset
- **VPN**: Virtual page number
- TLBI: TLB index
- TLBT: TLB tag


Components of the physical address (PA)

- PPO: Physical page offset (same as VPO)
- **PPN:** Physical page number

Address Translation With a Page Table




Address Translation: Page Hit




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory
- 5) Cache/memory sends data word to processor

Address Translation: Page Fault



- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim (and, if dirty, pages it out to disk)
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process, restarting faulting instruction

Integrating VM and Cache




VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address

Level 2


Multi-Level Page Tables

- Suppose:
 - 4KB (2¹²) page size, 48-bit address space, 8-byte PTE
- Problem:
 - Would need a 512 GB page table!
 - \blacksquare 2⁴⁸ * 2⁻¹² * 2³ = 2³⁹ bytes
- Common solution: Multi-level page table
- Example: 2-level page table
 - Level 1 table: each PTE points to a page table (always memory resident)
 - Level 2 table: each PTE points to a page (paged in and out like any other data)




We have a problem

2²⁰ Entries of 4 bytes each




A Two-Level Page Table Hierarchy



17

Translating with a k-level Page Table

Because the mapping is sparse, having multiple levels reduces the table size.




Speeding up Translation with a TLB

- Problem: Now every memory access requires *k* additional ones just to find its page table entry (PTE)!
- Observation: PTEs are cached in L1 like any other memory
 - PTEs may be evicted by other data references
 - PTE hit still requires a small L1 delay
- Solution: Translation Lookaside Buffer (TLB)
 - Small set-associative hardware cache in MMU
 - Maps virtual page numbers to physical page numbers
 - Contains complete page table entries for small number of pages


Locate set **Set-Associative Cache Read** • Check if any line in set has matching tag E = 2^e lines per set • Yes + line valid: hit • Locate data starting at offset Address of word: t bits s bits b bits $S = 2^s$ sets **CT** CO index offset tag data begins at this offset **B-1** tag valid bit B = 2^b bytes per cache block (the data)

TLB Read

MMU uses the VPN portion of the virtual address to access the TLB:




TLB Hit



Typically, a TLB hit eliminates the k memory accesses required to do a page table lookup.

TLB Miss




A TLB miss incurs an additional memory access (the PTE)

Fortunately, TLB misses are rare. Why?

Review of Symbols

Basic Parameters

- N = 2ⁿ: Number of addresses in virtual address space
- M = 2^m: Number of addresses in physical address space
- $\mathbf{P} = \mathbf{2}^{p}$: Page size (bytes)




Components of the virtual address (VA)

■ TLBI: TLB index

■ TLBT: TLB tag

■ **VPO**: Virtual page offset

VPN: Virtual page number



Components of the physical address (PA)

■ PPO: Physical page offset (same as VPO)


■ **PPN:** Physical page number

CO: Byte offset within cache line

CI: Cache index

CT: Cache tag

(bits per field for our simple example)




Today

- Address translation
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Simple Memory System Example


Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



Simple Memory System TLB

- 16 entries
- 4-way associative



$$VPN = 0b1101 = 0x0D$$

Translation Lookaside Buffer (TLB)

Set	Tag	PPN	Valid									
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0

Simple Memory System Page Table


Only showing the first 16 entries (out of 256)

VPN	PPN	Valid
00	28	1
01	-	0
02	33	1
03	02	1
04	-	0
05	16	1
06	-	0
07	-	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
ОВ	-	0
0C	-	0
0D	2D	1
OE	11	1
OF	0D	1

 $0x0D \rightarrow 0x2D$

PPO




Simple Memory System Cache

16 lines, 4-byte block size

Physically addressed

Direct mapped

V[0b00001101101001] = V[0x369] P[0b101101101001] = P[0xB69] = 0x15




Idx	Tag	Valid	ВО	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	-	-	-	_
2	1B	1	00	02	04	08
3	36	0	-	-	-	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	-	-	-	-
7	16	1	11	C2	DF	03

ldx	Tag	Valid	ВО	B1	B2	В3
8	24	1	3 A	00	51	89
9	2D	0	-	-	-	-
Α	2D	1	93	15	DA	3B
В	0B	0	-	-	-	-
С	12	0	-	-	-	-
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	-	-	-	-

Address Translation Example

Virtual Address: 0x03D4




Translation Lookaside Buffer (TLB)

Set	Tag	PPN	Valid									
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	80	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0

Address Translation Example


ldx	Tag	Valid	ВО	B1	B2	В3		ldx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11		8	24	1	3 A	00	51	89
1	15	0	-	_	-	_	IJ	9	2D	0	ı	-	_	_
2	1B	1	00	02	04	08		Α	2D	1	93	15	DA	3B
3	36	0	-	-	-	-	П	В	0B	0	-	-	-	-
4	32	1	43	6D	8F	09	Н	С	12	0	-	-	-	-
5	0D	1	36	72	F0	1D	Н	D	16	1	04	96	34	15
6	31	0	-	-	-	-		Е	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	В	F	14	0	-	-	-	-

Physical Address




Address Translation Example: TLB/Cache Miss

Virtual Address: 0x0020



Physical Address



Page t	able	
VPN	PPN	Valid
00	28	1
01	_	0
02	33	1
03	02	1
04	-	0
05	16	1
06	_	0
07	-	0


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

Today


- Address translation
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Intel Core i7 Memory System






End-to-end Core i7 Address Translation



Core i7 Level 1-3 Page Table Entries



Available for OS (page table location on disk)

P= 0

Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: User or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.

A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

XD: Disable or enable instruction fetches from all pages reachable from this PTE.

Core i7 Level 4 Page Table Entries

63	62 52	51 12	11 9	8	7	6	5	4	3	2	1	0
X	Unused	Page physical base address	Unused	G		D	Α	C	W	U/	R/ W	P= 1

Available for OS (page location on disk)

P= 0

Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for child page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page


A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)


Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

Core i7 Page Table Translation



Cute Trick for Speeding Up L1 Access



- Observation
 - Bits that determine CI identical in virtual and physical address
 - Can index into cache while address translation taking place
 - Generally we hit in TLB, so PPN bits (CT bits) available next
 - "Virtually indexed, physically tagged"
 - Cache carefully sized to make this possible

Today


- Address translation
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Memory Mapping

- VM areas initialized by associating them with disk objects.
 - Called memory mapping
- Area can be backed by (i.e., get its initial values from):
 - Regular file on disk (e.g., an executable object file)
 - Initial page bytes come from a section of a file
 - Anonymous file (e.g., nothing)
 - First fault will allocate a physical page full of 0's (demand-zero page)
 - Once the page is written to (*dirtied*), it is like any other page
- Dirty pages are copied back and forth between memory and a special swap file.

Review: Memory Management & Protection


Code and data can be isolated or shared among processes




User-Level Memory Mapping

- Map len bytes starting at offset offset of the file specified by file description fd, preferably at address start
 - start: may be NULL for "pick an address"
 - **prot**: PROT READ, PROT WRITE, PROT EXEC, ...
 - flags: MAP ANONYMOUS, MAP SHARED, MAP SHARED, ...
- Return a pointer to start of mapped area (may not be start)


User-Level Memory Mapping



Linux Organizes VM as Collection of "Areas"



Linux Page Fault Handling




Segmentation fault: accessing a non-existing page

Normal page fault

Protection exception:


e.g., violating permission by writing to a read-only page (Linux reports as Segmentation fault)

Sharing Revisited: Shared Objects




Process 1 maps the shared object (on disk).

Sharing Revisited: Shared Objects




- Process 2 maps the same shared object.
- Notice how the virtual addresses can be different.

Sharing Revisited: Private Copy-on-write (COW) Objects



- Two processes mapping a private copy-on-write (COW) object
- Area flagged as private copy-on-write
- PTEs in private areas are flagged as read-only
- mmap() flag
 MAP PRIVATE

Sharing Revisited: Private Copy-on-write (COW) Objects



- Instruction writing to private page triggers protection fault.
- Handler creates new R/W page.
- Instruction restarts upon handler return.
- Copying deferred as long as possible!

Today: Virtual Memory Systems

- Address translation
- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Next Lecture (Friday)

Exceptional Control Flow

52

Example: Using mmap to Copy Files

Copying a file to stdout without transferring data to user space

```
#include "csapp.h"
static void mmapcopy(int fd, int size)
  /* Ptr to memory mapped area */
  char *bufp:
  bufp = mmap(NULL, size,
         PROT READ.
         MAP PRIVATE,
         fd, 0);
  write(1, bufp, size);
  return:
                             mmapcopy.c
```

```
/* mmapcopy driver */
int main(int argc, char **argv)
  struct stat stat:
  int fd;
  /* Check for required cmd line arg */
  if (argc != 2) {
     printf("usage: %s <filename>\n",
         argv[0]);
    exit(0);
  /* Copy input file to stdout */
  fd = Open(argv[1], O_RDONLY, 0);
  fstat(fd, &stat);
  mmapcopy(fd, stat.st size);
  exit(0);
                                       mmapcopy.c
```