


**ENEL489 Project Report** 

Shrey Shah | #200371776 | April 17th

### ABSTRACT:

This report contains the details, findings and methodologies used to Implement the artificial neural network (ANN) based Rosseler's Chaotic System Generator on an FPGA via VHDL synthesis. Matlab was used in parallel to generate both weights, datasets and an expected solution to which the VHDL output was measured against.





# **ENEL489 Project Report**

### Shrey Shah | #200371776 | April 17th

# Table of ContentsDataset for testing and training2Fixed Point Format4Network Configuration and Hidden Layer Neurons4RTL Design5MSE Values7Resource Utilization Report7Design Specifications9Conclusion10Limitations and Final Thoughts10

### Dataset for testing and training

Use Matlab to execute the "rossler\_main.m" file and populate the variables. Use the "ntstool" within Matlab to generate a network. We will leverage the "ii" and "oo" as our input and targets respectively.






Figure 1 - Original output from Rossler System

We will first start with attempting to make the network with 20 neurons.



After training the network we can see the following iteration menu and mean squared error values.



As we can see, testing with 20 neurons roughly gives us a Mean squared error value less than  $10^{-9}$ .




Figure 3 - Time Series Response (Matlab)

### Fixed Point Format

In this test I was originally using the Q8.8 format. However, I found a lot of discrepancy in the input values generated from Rosseler function to the hardware input representation. Therefore, I switched to the 14.14 format. And since the all the values are normalized, which is essentially 14 zeroes, followed by the binary representation of the number.

Then in order to make calculations easier, I wrote a python script to convert decimal into fixed point values, by leveraging the "fxpmath" library.

## Network Configuration and Hidden Layer Neurons

We chose 20 neurons for our Matlab system and the Vivado system respectively. This is because with 10 the system showed high MSE values. With 20, the Neural Network in Matlab has a MSE of less than 10^-9.

And the Vivado model has a MSE value shown in Figure 7 with calculations on 10 test samples.

# **RTL Design**




Figure 4 - RTL Design Expanded (Part 1)




Figure 5 - RTL Design Expanded (Part 2)




Figure 6 - RTL Design (Full View)

### **MSE Values**

L	М	N	0	Р	Q	R	S	T	U	V	W	X	Υ	Z	AA	AB	AC
Test Runs																	
	Input		VHDL Output			Expected Output			Raw Error			MSE			Overall MSE Value		
0.882852	0.508471	0.045651	0.876099	0.522278	0.065491	0.883073	0.513318	0.047155	-0.00697	0.00896	0.018335	1.5504E-04		1.3038E-04			
0.123293	0.703119	0.000186	0.130615	0.703674	0.011841	0.122212	0.699858	0.000184	0.008403	0.003816	0.011657		7.3687E-05				
0.782451	0.259461	0.007245	0.783142	0.284058	0.025146	0.785268	0.262686	0.007445	-0.00213	0.021371	0.017701		2.5819E-04				
0.459011	0.762361	0.463299	0.442749	0.768982	0.450562	0.452932	0.762974	0.44034	-0.01018	0.006008	0.010222		8.1419E-05				
0.517221	0.315519	0.001529	0.524536	0.333923	0.016968	0.519592	0.315889	0.001548	0.004944	0.018034	0.01542		1.9581E-04	al .			
0.398016	0.937293	0.001806	0.395935	0.934326	0.01593	0.394826	0.937574	0.001756	0.001109	-0.00325	0.014174		7.0899E-05				
0.331005	0.935716	0.001028	0.330811	0.930908	0.014648	0.327837	0.935244	0.001003	0.002973	-0.00434	0.013646		7.1284E-05				
0.302678	0.930159	0.000825	0.303223	0.924744	0.014282	0.299561	0.92936	0.000806	0.003662	-0.00462	0.013476		7.2109E-05				
0.112153	0.777293	0.000178	0.118958	0.77417	0.011902	0.110409	0.774057	0.000174	0.008549	0.000113	0.011728		7.0210E-05	b I			
0.131395	0.331188	0.000152	0.148254	0.346985	0.012939	0.133639	0.327275	0.000155	0.014615	0.01971	0.012785		2.5518E-04				

Figure 7 - MSE calculations from Vivado Simulation Results




Figure 8 - Resource Utilization Summary

```
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
                 Mon Apr 19 18:38:02 2021
| Host
               : HomePC-SS running 64-bit major release (build 9200)
| Command
               : report utilization -file nn utilization synth.rpt -pb nn utilizatio
Design
 Device
               : 7z020clg484-1
| Design State : Synthesized
Utilization Design Information
Table of Contents
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
4. IO and GT Specific
5. Clocking
6. Specific Feature
8. Black Boxes
9. Instantiated Netlists
1. Slice Logic
                          | Used | Fixed | Available | Util% |
| Slice LUTs*
                          27288
                                                53200 | 51.29 |
   LUT as Logic
                            27288 |
   LUT as Memory
                               0
                                                17400 |
                                                        0.00
| Slice Registers
                              736 |
                                        0 1
                                               106400 I
                                                         0.69
   Register as Flip Flop |
                             736 |
                                               106400 I
                                                         0.69
    Register as Latch
                                               106400
                                                         0.00
                                                26600
| F8 Muxes
                                0 1
                                        0 1
                                                13300 | 0.00 |
```

Figure 9- Resource Utilization Report from Synthesis Design




Figure 10 - Utilization Hierarchy from Implementation

Design Specifications Project Summary × Device × lab2.xdc × ← | → | Q | Q | X | X | O | N | Po | D | C | wer × DRC Methodology Timing Summary Power analysis from Implemented netlist. Activity On-Chip Power derived from constraints files, simulation files or Dynamic: 1.068 W (90%) -Clocks: 0.008 W (1%) Total On-Chip Power: 1.192 W Signals: 0.500 W (47%) Design Power Budget: **Not Specified** 90% Logic: 0.434 W (41%) Power Budget Margin: N/A DSP: 0.071 W (7%) 38.7°C Junction Temperature: I/O: 0.055 W (4%) Thermal Margin: 46.3°C (3.9 W) 11.5°C/W Device Static: 0.123 W (10%) Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity

Figure 11 - Implementation View of System

Adding the constraint file allowed us to get a better value for power usage.




Figure 12 - Simulation Run of the code. Testing in two data sets from the ii data file

### Conclusion

### **Limitations and Final Thoughts**

The only limitations made were due to the onset of COVID-19 on the area. Since the university was closed all of the labs had to be remote. Which works well in theory but the information gap is still present. However, due to the great efforts of both our lab instructor Jin Zhang and professor Lei Zhang, I managed to learn an extensive amount of information related to the topic of FPGA system design.

I would still recommend this class to any student who is passionate and interested about hardware analysis and design. I think FPGA is a growing industry with high demand from all sides of the economy. One of the most notable would be the trading firms like Jane Street, Akuna Capital and Two Sigma all currently employ FPGA engineers to increase the processing of data into respective trading algorithms.