




ENEL489 Project Report

Shrey Shah | #200371776 | April 17th

ABSTRACT:

This report contains the details, findings and methodologies used to Implement the artificial neural network (ANN) based Rosseler's Chaotic System Generator on an FPGA via VHDL synthesis. Matlab was used in parallel to generate both weights, datasets and an expected solution to which the VHDL output was measured against.



ENEL489 Project Report

Shrey Shah | #200371776 | April 17th

Table of Contents

Dataset for testing and training	2
Fixed Point Format	4
Network Configuration and Hidden Layer Neurons	4
RTL Design	5
MSE Values.....	7
Resource Utilization Report	7
Design Specifications.....	9
Conclusion.....	10
Limitations and Final Thoughts	10

Dataset for testing and training

Use Matlab to execute the “rossler_main.m” file and populate the variables. Use the “ntstool” within Matlab to generate a network. We will leverage the “ii” and “oo” as our input and targets respectively.





Figure 1 - Original output from Rossler System

We will first start with attempting to make the network with 20 neurons.



After training the network we can see the following iteration menu and mean squared error values.






Figure 2 - NN Training and MSE (Matlab)



As we can see, testing with 20 neurons roughly gives us a Mean squared error value less than 10^{-9} .




Figure 3 - Time Series Response (Matlab)

Fixed Point Format

In this test I was originally using the Q8.8 format. However, I found a lot of discrepancy in the input values generated from Rossler function to the hardware input representation. Therefore, I switched to the 14.14 format. And since all the values are normalized, which is essentially 14 zeroes, followed by the binary representation of the number.

Then in order to make calculations easier, I wrote a python script to convert decimal into fixed point values, by leveraging the "fxpmath" library.

Network Configuration and Hidden Layer Neurons

We chose 20 neurons for our Matlab system and the Vivado system respectively. This is because with 10 the system showed high MSE values. With 20, the Neural Network in Matlab has a MSE of less than 10^{-9} .

And the Vivado model has a MSE value shown in Figure 7 with calculations on 10 test samples.

RTL Design




Figure 4 - RTL Design Expanded (Part 1)




Figure 5 - RTL Design Expanded (Part 2)




Figure 6 - RTL Design (Full View)

MSE Values

L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC
Test Runs																	
Input			VHDL Output			Expected Output			Raw Error			MSE			Overall MSE Value		
0.882852	0.508471	0.045651	0.876099	0.522278	0.065491	0.883073	0.513318	0.047155	-0.00697	0.00896	0.018335	1.5504E-04			1.3038E-04		
0.123293	0.703119	0.000186	0.130615	0.703674	0.011841	0.122212	0.699858	0.000184	0.008403	0.003816	0.011657	7.3687E-05					
0.782451	0.259461	0.007245	0.783142	0.284058	0.025146	0.785268	0.262686	0.007445	-0.00213	0.021371	0.017701	2.5819E-04					
0.459011	0.762361	0.463299	0.442749	0.768982	0.450562	0.452932	0.762974	0.44034	-0.01018	0.006008	0.010222	8.1419E-05					
0.517221	0.315519	0.001529	0.524536	0.333923	0.016968	0.519592	0.315889	0.001548	0.004944	0.018034	0.01542	1.9581E-04					
0.398016	0.937293	0.001806	0.395935	0.934326	0.01593	0.394826	0.937574	0.001756	0.001109	-0.00325	0.014174	7.0899E-05					
0.331005	0.935716	0.001028	0.330811	0.930908	0.014648	0.327837	0.935244	0.001003	0.002973	-0.00434	0.013646	7.1284E-05					
0.302678	0.930159	0.000825	0.303223	0.924744	0.014282	0.299561	0.92936	0.000806	0.003662	-0.00462	0.013476	7.2109E-05					
0.112153	0.777293	0.000178	0.118958	0.77417	0.011902	0.110409	0.774057	0.000174	0.008549	0.000113	0.011728	7.0210E-05					
0.131395	0.331188	0.000152	0.148254	0.346985	0.012939	0.133639	0.327275	0.000155	0.014615	0.01971	0.012785	2.5518E-04					

Figure 7 - MSE calculations from Vivado Simulation Results

Resource Utilization Report




Figure 8 - Resource Utilization Summary

ENEL489 Project Report



1	Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
2	
3	Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
4	Date : Mon Apr 19 18:38:02 2021
5	Host : HomePC-SS running 64-bit major release (build 9200)
6	Command : report_utilization -file nn_utilization_synth.rpt -pb nn_utilization
7	Design : nn
8	Device : 7z020clg484-1
9	Design State : Synthesized
10	
11	Utilization Design Information
12	
13	Table of Contents
14	
15	1. Slice Logic
16	1.1 Summary of Registers by Type
17	2. Memory
18	3. DSP
19	4. IO and GT Specific
20	5. Clocking
21	6. Specific Feature
22	7. Primitives
23	8. Black Boxes
24	9. Instantiated Netlists
25	
26	1. Slice Logic
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	
101	
102	
103	
104	
105	
106	
107	
108	
109	
110	
111	
112	
113	
114	
115	
116	
117	
118	
119	
120	
121	
122	
123	
124	
125	
126	
127	
128	
129	
130	
131	
132	
133	
134	
135	
136	
137	
138	
139	
140	
141	
142	
143	
144	
145	
146	
147	
148	
149	
150	
151	
152	
153	
154	
155	
156	
157	
158	
159	
160	
161	
162	
163	
164	
165	
166	
167	
168	
169	
170	
171	
172	
173	
174	
175	
176	
177	
178	
179	
180	
181	
182	
183	
184	
185	
186	
187	
188	
189	
190	
191	
192	
193	
194	
195	
196	
197	
198	
199	
200	
201	
202	
203	
204	
205	
206	
207	
208	
209	
210	
211	
212	
213	
214	
215	
216	
217	
218	
219	
220	
221	
222	
223	
224	
225	
226	
227	
228	
229	
230	
231	
232	
233	
234	
235	
236	
237	
238	
239	
240	
241	
242	
243	
244	
245	
246	
247	
248	
249	
250	
251	
252	
253	
254	
255	
256	
257	
258	
259	
260	
261	
262	
263	
264	
265	
266	
267	
268	
269	
270	
271	
272	
273	
274	
275	
276	
277	
278	
279	
280	
281	
282	
283	
284	
285	
286	
287	
288	
289	
290	
291	
292	
293	
294	
295	
296	
297	
298	
299	
300	
301	
302	
303	
304	
305	
306	
307	
308	
309	
310	
311	
312	
313	
314	
315	
316	
317	
318	
319	
320	
321	
322	
323	
324	
325	
326	
327	
328	
329	
330	
331	
332	
333	
334	
335	
336	
337	
338	
339	
340	
341	
342	
343	
344	
345	
346	
347	
348	
349	
350	
351	
352	
353	
354	
355	
356	
357	
358	
359	
360	
361	
362	
363	
364	
365	
366	
367	
368	
369	
370	
371	
372	
373	
374	
375	
376	
377	
378	
379	
380	
381	
382	
383	
384	
385	
386	
387	
388	
389	
390	
391	
392	
393	
394	
395	
396	
397	
398	
399	
400	
401	
402	
403	
404	
405	
406	
407	
408	
409	
410	
411	
412	
413	
414	
415	
416	
417	
418	
419	
420	
421	
422	
423	
424	
425	
426	
427	
428	
429	
430	
431	
432	
433	
434	
435	
436	
437	
438	
439	
440	
441	
442	
443	
444	
445	
446	
447	
448	
449	
450	
451	
452	
453	
454	
455	
456	
457	
458	
459	
460	
461	
462	
463	
464	
465	
466	
467	
468	
469	
470	
471	
472	
473	
474	
475	
476	
477	
478	
479	
480	
481	
482	
483	
484	
485	
486	
487	
488	
489	
490	
491	
492	
493	
494	
495	
496	
497	
498	
499	
500	
501	
502	
503	
504	
505	
506	
507	
508	
509	
510	
511	
512	
513	
514	
515	
516	
517	
518	
519	
520	
521	
522	
523	
524	
525	
526	
527	
528	
529	
530	
531	
532	
533	
534	
535	
536	
537	
538	
539	
540	
541	
542	
543	
544	
545	
546	
547	
548	
549	
550	
551	
552	
553	
554	
555	
556	
557	
558	
559	
560	
561	
562	
563	
564	
565	
566	
567	
568	
569	
570	
571	
572	
573	
574	
575	
576	
577	
578	
579	
580	
581	
582	
583	
584	
585	
586	
587	
588	
589	
590	
591	
592	
593	
594	
595	
596	
597	
598	
599	
600	
601	
602	
603	
604	
605	
606	
607	
608	
609	
610	
611	
612	
613	
614	
615	
616	
617	
618	
619	
620	
621	
622	
623	
624	
625	
626	
627	
628	
629	
630	
631	
632	
633	
634	
635	
636	
637	
638	
639	
640	
641	
642	
643	
644	
645	
646	
647	
648	
649	
650	
651	
652	
653	
654	
655	
656	
657	
658	
659	
660	
661	
662	
663	
664	
665	
666	
667	
668	
669	
670	
671	
672	
673	
674	
675	

Design Specifications




Figure 11 - Implementation View of System

Adding the constraint file allowed us to get a better value for power usage.




Figure 12 - Simulation Run of the code. Testing in two data sets from the ii data file

Conclusion

Limitations and Final Thoughts

The only limitations made were due to the onset of COVID-19 on the area. Since the university was closed all of the labs had to be remote. Which works well in theory but the information gap is still present. However, due to the great efforts of both our lab instructor Jin Zhang and professor Lei Zhang, I managed to learn an extensive amount of information related to the topic of FPGA system design.

I would still recommend this class to any student who is passionate and interested about hardware analysis and design. I think FPGA is a growing industry with high demand from all sides of the economy. One of the most notable would be the trading firms like Jane Street, Akuna Capital and Two Sigma all currently employ FPGA engineers to increase the processing of data into respective trading algorithms.