EIE330 FPGA-based System Design

Lab 1-1: Full Adder

Group 10 - three-member group

Member	Name	Student ID
1	Yu Zhihan	1240029016
2	Jiang Yaxi	1240006481
3	Zhang Hankun	1240006465

Cover information for Lab 1-1.

Draft status

This report records the current project's results for group review. Member details, allocated responsibilities, the project repository and both board-video links are included. RTL/testbench upload and confirmation of completed member contributions remain pending. It has not been submitted.

The recorded tests use software simulation and a virtual board. Physical FPGA confirmation has not been completed.

Lab 1-1 | Introduction and requirements

A full adder adds A, B and a carry-in Cin. Its outputs are the sum S and carry-out Cout. Unlike a half adder, it includes a carry from the previous bit, so it can be used in multi-bit addition [8].

The aim is to implement this function using board buttons and LEDs. The design is one combinational module with active-low input and output pins. All 8 required truth-table cases matched the simulated expectations and all 8 visible virtual-board cases passed. Table 1-1.1 summarizes the hardware constraints.

Member contributions - allocated responsibilities

The following responsibilities are allocated across the two tasks. Each member should confirm that the final contribution record matches the work actually completed.

- Yu Zhihan (1240029016): circuit design and RTL review, including truth tables, Boolean equations and active-low port mapping.
- Jiang Yaxi (1240006481): testbench and simulation review, including expected outputs, all 8/4 input combinations and waveform comparisons.
- Zhang Hankun (1240006465): virtual-board verification review and report preparation, including the LED checklist, recordings, references and repository/video links.

AI use

AI assistance was used for RTL/testbench drafting, verification and simulator input support, and report text/figures. Final member review is PENDING.

Group cross-check

Yu Zhihan reviews the design and mapping, Jiang Yaxi checks the simulation evidence, and Zhang Hankun checks the virtual-board evidence and report. All three members are responsible for cross-checking both tasks and confirming the final contribution record.

Design constraints

Item	Constraint
FPGA	Cyclone IV E EP4CE10F17C8N [2], [4]
Capacity	10,320 logic elements; 179 user I/O pins in a 256-pin package [3]
Buttons	Released pin = 1, pressed pin = 0; nominal 3.3 V pull-up [2], [4]
LEDs	Pin 0 turns an LED on; pin 1 turns it off [1], [2]
Clock	Board clock is 50 MHz; this combinational circuit needs no clock or stored state [2]

Table 1-1.1. Hardware constraints used for the design.

Lab 1-1 | Specification and system design

Logical input 1 means pressed; logical output 1 means illuminated. Ports ending in _n use the opposite pin value. Table 1-1.2 gives every port and its board-model connection [2]; Table 1-1.3 defines the complete function.

Port (1 bit)	Direction	Active level	Board signal / label
btn_a_n	Input	0 = A pressed	B2 / KEY1
btn_b_n	Input	0 = B pressed	B3 / KEY2
btn_cin_n	Input	0 = Cin pressed	B4 / KEY3
led_s_n	Output	0 = S LED on	led1 / LED0
led_cout_n	Output	0 = Cout LED on	led2 / LED1

Table 1-1.2. Ports of full_adder_lab and board-model mapping.

Logical inputs	Expected S, Cout
0 0 0	0 0
0 0 1	1 0
0 1 0	1 0
0 1 1	0 1
1 0 0	1 0
1 0 1	0 1
1 1 0	0 1
1 1 1	1 1

Table 1-1.3. Complete required truth table; output 1 means LED on.

Figure 1-1.1 labels the structure and all signals. No other board input connects to the task module.




Figure 1-1.1. Input inversion, combinational logic and output inversion.

The equations are S = A XOR B XOR Cin and Cout = (A AND B) OR (A AND Cin) OR (B AND Cin).

Continuous dataflow assignments are suitable because the outputs depend only on the current inputs. One module is sufficient for this small circuit. Input and output inversion satisfy the active-low board interface.

Traceability: the port table defines input/output polarity; the truth table defines the function; the block diagram implements it. The simulation rows and board checklist test the same cases.

Lab 1-1 | Implementation

Figure 1-1.2 gives the expected initial sequence, holding each case for 10 ns. It is a report reference reconstructed from the truth table, not a preserved pre-coding student drawing.




Figure 1-1.2. Expected logical input/output waveforms.

The design is stored in RTL/ and the testbench in sim/. Only a short implementation idea is shown here; the complete code belongs at the GitHub link [1].

```
assign sum_logic = a_logic ^ b_logic ^ cin_logic;
assign led_s_n = ~sum_logic;
```

Project repository for RTL and testbench: https://github.com/zhihanyu123/EIE330-Lab1-FullAdder-Comparator. The repository currently hosts the verification videos; full RTL and testbench upload remains pending [1].

Icarus Verilog 12.0 compiled cleanly. Yosys 0.33 reported no warnings and zero check problems. The final run compiled the design, checked and synthesized it, then executed functional simulation [5], [6].




Figure 1-1.3. Saved Yosys RTL view, before final generic gate mapping; SVG geometry converted to editable LaTeX vector paths.

Final Yosys metric	Value
Wires	10
Cells	7
Memories / processes	0 / 0

Table 1-1.4. Final generic synthesis statistics.

For the input 011, summing the two 1s yields binary 10, which produces S=0 and Cout=1. With input 111, the calculation results in binary 11, so both outputs equal 1. It is critical to distinguish logical values from physical pin levels in this experiment: a logical 1 at the output corresponds to a pin level of 0 for the LED. Inverting both inputs and outputs aligns the button and LED states with the truth table. As expected for a combinational circuit, synthesis infers no latches or stored state.

Lab 1-1 | Testing and results

Verification plan and testbench

Inputs A, B and Cin are tested across all combinations from 000 to 111. As the full adder is a combinational circuit, these eight test cases fully cover its truth table. Outputs are verified after every input transition. The testbench defines input drivers as reg signals and output probes as wire signals. An initial block updates the input values every 10 ns. The input signals are inverted before being fed into the button ports, while LED outputs are inverted prior to comparison against expected values. The `$dumpfile` and `$dumpvars` commands store simulation waveforms in a VCD file. Expected outputs are directly computed from A+B+Cin: the sum modulo 2 yields S, and Cout equals 1 whenever the total sum is at least 2. This offers an independent verification of the XOR and carry expressions written in the design code. Table 1-1.5 compares expected and simulated outputs for all eight input combinations. LED pin levels have been converted back into logical values, and all eight results show perfect agreement.

Logical inputs	Expected S, Cout	Actual S, Cout	Result
0 0 0	0 0	0 0	PASS
0 0 1	1 0	1 0	PASS
0 1 0	1 0	1 0	PASS
0 1 1	0 1	0 1	PASS
1 0 0	1 0	1 0	PASS
1 0 1	0 1	0 1	PASS
1 1 0	0 1	0 1	PASS
1 1 1	1 1	1 1	PASS

Table 1-1.5. Actual simulation results from the saved CSV.


Waveform inspection and time analysis

The saved VCD was visually inspected in GTKWave 3.3.116, with logical input/output signals and raw active-low pins. At a 40 ns marker, A=1, B=0 and Cin=0 gave S=1 and Cout=0; the raw LED pins were (0,1).

Figure 1-1.4 compares the expected logical outputs with the actual VCD outputs. They agree for every required truth-table interval. The figure is plotted from data; it is not a GTKWave screenshot.

These are ideal zero-delay functional results. The 10 ns spacing is the testbench observation interval, not a measured gate delay or hardware speed limit. Real propagation delay has not been measured.

Lab 1-1 | Waveform comparison



All initial truth-table intervals agree. Logical signals: 1 = pressed/on; raw pins: 0 = pressed/on. The complete saved VCD contains 136 stable observations and zero disagreements. The plot shows settled interval values and does not resolve delta-cycle glitches.

Figure 1-1.4. Actual VCD outputs and mathematical expectations; overlapping traces agree. Raw active-low pins are also shown.

Logical signals use pressed/on = 1. Raw pins use pressed/on = 0. This comparison supports Table 1-1.5 and the active-low explanation in Table 1-1.2.

Lab 1-1 | Board test and conclusion

The mapped RTL was built with Verilator and displayed in the local SDL2 board window. The local input-support modification allows simultaneous states: keys 2 and 3 toggle B2 and B3; key 4 also toggles B4 for the adder; key 0 releases all inputs. This simulator adjustment does not change the task RTL [7].

Table 1-1.6 records every visible case checked in the live window.

Logical inputs	Expected visible result	Observed
000	S=0, Cout=0	PASS
001	S=1, Cout=0	PASS
010	S=1, Cout=0	PASS
011	S=0, Cout=1	PASS
100	S=1, Cout=0	PASS
101	S=0, Cout=1	PASS
110	S=0, Cout=1	PASS
111	S=1, Cout=1	PASS

Table 1-1.6. Itemized virtual-board observations.

Required public board-video link: https://github.com/zhihanyu123/EIE330-Lab1-FullAdder-Comparator/blob/main/EIE330_Lab1_1_Full_Adder_Short.webm.

Local recording in the project bundle: full_adder/evidence/full_adder_verified-screen0.webm

Other board signals do not connect to the task module. The wrapper sets unused LEDs off and unused VGA outputs to inactive defaults.

Discussion and conclusion

The final full adder met all 8 required simulation and virtual-board cases. Yosys found no stored state. Simulation checks ideal Boolean behavior; generic synthesis does not establish fitted FPGA resources. The virtual board is software, so final physical FPGA and timing confirmation remain PENDING.

References

[1] Macau University of Science and Technology, "EIE330 FPGA-based System Design - Lab 1 Requirements," course handout, accessed Oct. 8, 2026.

[2] Macau University of Science and Technology, "EIE330 FPGA-based System Design: Lab 1-1 Simple LED Circuit," lecture slides, updated Oct. 5, 2026, accessed Oct. 8, 2026.

[3] Altera Corporation, "Cyclone IV FPGA Device Family Overview," Cyclone IV Device Handbook, vol. 1, doc. CYIV-51001-2.0, Mar. 2016, Tables 1-1, 1-3 and Fig. 1-3.

[4] Dongguan EmbedFire Electronic Technology Co., Ltd., "Wildfire EP4CE10 Pro schematic diagram," rev. V1.0, Sep. 14, 2023.

[5] Icarus Verilog contributors, "Getting Started With Icarus Verilog." [Online]. Available: https://steveicarus.github.io/iverilog/usage/getting_started.html. Accessed: Oct. 8, 2026.

[6] YosysHQ, "Synthesis starter." [Online]. Available: https://yosyshq.readthedocs.io/projects/yosys/en/latest/getting_started/example_synth.html. Accessed: Oct. 8, 2026.

[7] pikipity, "Simple-VGA-Simulator," GitHub repository. [Online]. Available: https://github.com/pikipity/Simple-VGA-Simulator. Accessed: Oct. 8, 2026. Local input support is based on the saved source archive.

[8] Massachusetts Institute of Technology, "Lectures 8/9," 6.111 Introductory Digital Systems Laboratory, Spring 2006, slides 5, 8. [Online]. Available: https://web.mit.edu/6.111/www/s2006/LECTURES/l8_9.pdf. Accessed: Oct. 8, 2026.

EIE330 FPGA-based System Design

Lab 1-2: One-bit Digital Comparator

Group 10 - three-member group

Member	Name	Student ID
1	Yu Zhihan	1240029016
2	Jiang Yaxi	1240006481
3	Zhang Hankun	1240006465

Cover information for Lab 1-2.

Draft status

This report records the current project's results for group review. Member details, allocated responsibilities, the project repository and both board-video links are included. RTL/testbench upload and confirmation of completed member contributions remain pending. It has not been submitted.

The recorded tests use software simulation and a virtual board. Physical FPGA confirmation has not been completed.

Lab 1-2 | Introduction and requirements

A one-bit comparator shows whether A is less than, equal to or greater than B. Comparison is used in decision and control logic [8]. This circuit assigns the three relations to LED1, LED2 and LED3, respectively [1].

The aim is to implement this function using board buttons and LEDs. The design is one combinational module with active-low input and output pins. All 4 required truth-table cases matched the simulated expectations and all 4 visible virtual-board cases passed. Table 1-2.1 summarizes the hardware constraints.

Member contributions - allocated responsibilities

The following responsibilities are allocated across the two tasks. Each member should confirm that the final contribution record matches the work actually completed.

- Yu Zhihan (1240029016): circuit design and RTL review, including truth tables, Boolean equations and active-low port mapping.
- Jiang Yaxi (1240006481): testbench and simulation review, including expected outputs, all 8/4 input combinations and waveform comparisons.
- Zhang Hankun (1240006465): virtual-board verification review and report preparation, including the LED checklist, recordings, references and repository/video links.

AI use

AI assistance was used for RTL/testbench drafting, verification and simulator input support, and report text/figures. Final member review is PENDING.

Group cross-check

Yu Zhihan reviews the design and mapping, Jiang Yaxi checks the simulation evidence, and Zhang Hankun checks the virtual-board evidence and report. All three members are responsible for cross-checking both tasks and confirming the final contribution record.

Design constraints

Item	Constraint
FPGA	Cyclone IV E EP4CE10F17C8N [2], [4]
Capacity	10,320 logic elements; 179 user I/O pins in a 256-pin package [3]
Buttons	Released pin = 1, pressed pin = 0; nominal 3.3 V pull-up [2], [4]
LEDs	Pin 0 turns an LED on; pin 1 turns it off [1], [2]
Clock	Board clock is 50 MHz; this combinational circuit needs no clock or stored state [2]

Table 1-2.1. Hardware constraints used for the design.

Lab 1-2 | Specification and system design

Logical input 1 means pressed; logical output 1 means illuminated. Ports ending in _n use the opposite pin value. Table 1-2.2 gives every port and its board-model connection [2]; Table 1-2.3 defines the complete function.

Port (1 bit)	Direction	Active level	Board signal / label
btn_a_n	Input	0 = A pressed	B2 / KEY1
btn_b_n	Input	0 = B pressed	B3 / KEY2
led_lt_n	Output	0 = LT LED on	led1 / LED0
led_eq_n	Output	0 = EQ LED on	led2 / LED1
led_gt_n	Output	0 = GT LED on	led3 / LED2

Table 1-2.2. Ports of comparator_lab and board-model mapping.

Logical inputs	Expected LT, EQ, GT
0 0	0 1 0
0 1	1 0 0
1 0	0 0 1
1 1	0 1 0

Table 1-2.3. Complete required truth table; output 1 means LED on.

Figure 1-2.1 labels the structure and all signals. No other board input connects to the task module.




Figure 1-2.1. Input inversion, combinational logic and output inversion.

The equations are LT = (NOT A) AND B, EQ = NOT (A XOR B), and GT = A AND (NOT B). Exactly one relation is true for any valid input pair.

Continuous dataflow assignments are suitable because the outputs depend only on the current inputs. One module is sufficient for this small circuit. Input and output inversion satisfy the active-low board interface.

Traceability: the port table defines input/output polarity; the truth table defines the function; the block diagram implements it. The simulation rows and board checklist test the same cases.

Lab 1-2 | Implementation

Figure 1-2.2 gives the expected initial sequence, holding each case for 10 ns. It is a report reference reconstructed from the truth table, not a preserved pre-coding student drawing.




Figure 1-2.2. Expected logical input/output waveforms.

The design is stored in RTL/ and the testbench in sim/. Only a short implementation idea is shown here; the complete code belongs at the GitHub link [1].

```
assign eq_logic = ~(a_logic ^ b_logic);
assign led_eq_n = ~eq_logic;
```

Project repository for RTL and testbench: https://github.com/zhihanyu123/EIE330-Lab1-FullAdder-Comparator. The repository currently hosts the verification videos; full RTL and testbench upload remains pending [1].

Icarus Verilog 12.0 compiled cleanly. Yosys 0.33 reported no warnings and zero check problems. The final run compiled the design, checked and synthesized it, then executed functional simulation [5], [6].




Figure 1-2.3. Saved Yosys RTL view, before final generic gate mapping; SVG geometry converted to editable LaTeX vector paths.

Final Yosys metric	Value
Wires	5
Cells	3
Memories / processes	0 / 0

Table 1-2.4. Final generic synthesis statistics.

The ports and logic shown in Figure 1-2.3 match those of Figure 1-2.1, with several inversions merged together. For instance, EQ is the inverted output of an XOR operation. If we invert this signal once more for the LED output, `led_eq_n` can be directly driven by the raw XOR result. Table 1-2.4 presents the final synthesis statistics: 3 generic cells, without latches or stored state. This figure does not reflect the actual number of FPGA logic elements consumed.

Lab 1-2 | Testing and results

Verification plan and testbench

We test inputs A and B using 00, 01, 10, and 11. As the comparator is stateless, the four cases cover its complete truth table. The testbench uses reg signals for input excitation and wire signals to view outputs. An initial block updates the inputs every 10 ns and inverts the signals prior to connecting them to the button ports.

Expected results use the integer relations A < B, A = B and A > B, rather than copying the RTL gates. A separate check requires exactly one LED on.

Table 1-2.5 compares every required case. Actual logical outputs are decoded from the active-low LED pins. All rows matched; no mismatch was observed in the final RTL checks.

Logical inputs	**Expected LT, EQ, GT**	**Actual LT, EQ, GT**	**Result**
0 0	0 1 0	0 1 0	PASS
0 1	1 0 0	1 0 0	PASS
1 0	0 0 1	0 0 1	PASS
1 1	0 1 0	0 1 0	PASS

Table 1-2.5. Actual simulation results from the saved CSV.


Waveform inspection and time analysis

The saved VCD was visually inspected in GTKWave 3.3.116, with logical input/output signals and raw active-low pins. At a 15.8 ns marker, A=0 and B=1 gave LT=1, EQ=0 and GT=0; the raw button pins were (1,0) and the raw LED pins were (0,1,1).

Figure 1-2.4 compares the expected logical outputs with the actual VCD outputs. They agree for every required truth-table interval. The figure is plotted from data; it is not a GTKWave screenshot.

These are ideal zero-delay functional results. The 10 ns spacing is the testbench observation interval, not a measured gate delay or hardware speed limit. Real propagation delay has not been measured.

Lab 1-2 | Waveform comparison



All initial truth-table intervals agree. Logical signals: 1 = pressed/on; raw pins: 0 = pressed/on. The complete saved VCD contains 36 stable observations and zero disagreements. The plot shows settled interval values and does not resolve delta-cycle glitches.

Figure 1-2.4. Actual VCD outputs and mathematical expectations; overlapping traces agree. Raw active-low pins are also shown.

Logical signals use pressed/on = 1. Raw pins use pressed/on = 0. This comparison supports Table 1-2.5 and the active-low explanation in Table 1-2.2.

Lab 1-2 | Board test and conclusion

The mapped RTL was built with Verilator and displayed in the local SDL2 board window. The local input-support modification allows simultaneous states: keys 2 and 3 toggle B2 and B3; key 4 also toggles B4 for the adder; key 0 releases all inputs. This simulator adjustment does not change the task RTL [7].

Table 1-2.6 records every visible case checked in the live window.

Logical inputs	Expected visible result	Observed
00	LED2 only	PASS
01	LED1 only	PASS
10	LED3 only	PASS
11	LED2 only	PASS

Table 1-2.6. Itemized virtual-board observations.

Required public board-video link: https://github.com/zhihanyu123/EIE330-Lab1-FullAdder-Comparator/blob/main/EIE330_Lab1_2_Comparator_Short.webm.

Local recording in the project bundle: full_adder/evidence/virtual_board-screen0.webm

The comparator recording retains its original capture path under full_adder/evidence; its recorded content is the comparator demonstration.

Other board signals do not connect to the task module. The wrapper sets unused LEDs off and unused VGA outputs to inactive defaults.

Discussion and conclusion

The final one-bit digital comparator met all 4 required simulation and virtual-board cases. Yosys found no stored state. Simulation checks ideal Boolean behavior; generic synthesis does not establish fitted FPGA resources. The virtual board is software, so final physical FPGA and timing confirmation remain PENDING.

References

[1] Macau University of Science and Technology, "EIE330 FPGA-based System Design - Lab 1 Requirements," course handout, accessed Oct. 8, 2026.

[2] Macau University of Science and Technology, "EIE330 FPGA-based System Design: Lab 1-1 Simple LED Circuit," lecture slides, updated Oct. 5, 2026, accessed Oct. 8, 2026.

[3] Altera Corporation, "Cyclone IV FPGA Device Family Overview," Cyclone IV Device Handbook, vol. 1, doc. CYIV-51001-2.0, Mar. 2016, Tables 1-1, 1-3 and Fig. 1-3.

[4] Dongguan EmbedFire Electronic Technology Co., Ltd., "Wildfire EP4CE10 Pro schematic diagram," rev. V1.0, Sep. 14, 2023.

[5] Icarus Verilog contributors, "Getting Started With Icarus Verilog." [Online]. Available: https://steveicarus.github.io/iverilog/usage/getting_started.html. Accessed: Oct. 8, 2026.

[6] YosysHQ, "Synthesis starter." [Online]. Available: https://yosyshq.readthedocs.io/projects/yosys/en/latest/getting_started/example_synth.html. Accessed: Oct. 8, 2026.

[7] pikipity, "Simple-VGA-Simulator," GitHub repository. [Online]. Available: https://github.com/pikipity/Simple-VGA-Simulator. Accessed: Oct. 8, 2026. Local input support is based on the saved source archive.

[8] Massachusetts Institute of Technology, "Lectures 8/9," 6.111 Introductory Digital Systems Laboratory, Spring 2006, slides 5, 8. [Online]. Available: https://web.mit.edu/6.111/www/s2006/LECTURES/l8_9.pdf. Accessed: Oct. 8, 2026.