
Candidate architecture synthesis
① REQUIREMENTS
② CONSTRAINTS
SLO: throughput at target load (10/40 rps, 9.2K-in/300-out)
memory fit per host · quality gate
③ CANDIDATES
(a) 8×H100 + prefix cache · (b) P/D 2-pool · (c) KV-quant 7B
④ OUTCOME
CLEARS CAPACITY GATE (a) · (b)
each needs ~5 hosts of prefill capacity
✗ GATED
(c) pending Ch. 14