

Features

Low-Charge Injection, 16-Channel, **High-Voltage Analog Switches**

General Description

The MAX14802/MAX14803/MAX14803A provide highvoltage switching on 16 channels for ultrasonic imaging and printer applications. The devices utilize HVCMOS process technology to provide 16 high-voltage lowcharge-injection SPST switches, controlled by a digital interface. Data is clocked into an internal 16-bit shift register and retained by a programmable latch with enable and clear inputs. A power-on reset function ensures that all switches are open on power-up.

The MAX14802/MAX14803/MAX14803A operate with a wide range of high-voltage supplies including VPP/VNN = +100V/-100V, +200V/0V, or +40V/-160V. The digital interface operates from a separate +2.7V to +5.5V VDD supply. Digital inputs DIN, CLK, LE, and CLR operate on the V_{DD} supply voltage.

The MAX14803/MAX14803A provide integrated $35k\Omega$ bleed resistors on each switch terminal to discharge capacitive loads. The MAX14802/MAX14803/ MAX14803A provide integrated clamping diodes for overvoltage protection against positive overshoot.

The MAX14802 is available in a 48-pin TQFP package and is specified for commercial 0°C to +70°C and extended -40°C to +85°C temperature ranges.

The MAX14803 is available in a 48-pin TQFP package and is specified for the commercial 0°C to +70°C temperature range.

The MAX14803A is available in the 110-bump wafer level package (WLP) and is specified at the -40°C to +85°C temperature range.

Applications

Ultrasound Imaging **Printers**

- **♦ Integrated Overvoltage Protection**
- ◆ 20MHz Serial Interface (5V)
- ♦ HVCMOS Technology for High Performance
- ♦ Individually Programmable High-Voltage Analog **Switches**
- ♦ Very Low 5µA (typ) Quiescent Current
- ◆ DC-to-20MHz Low-Voltage Analog Signal **Frequency Range**
- ♦ 2.7V to 5.5V Logic Supply Voltage
- **♦** Low-Charge Injection, Low-Capacitance R_L **Switches**
- ♦ -77dB (typ) Off-Isolation at 5MHz ($R_L = 50\Omega$)
- ◆ Daisy-Chainable Serial Interface
- ♦ Flexible High-Voltage Supplies (Vpp VNN = 230V)

Pin Configurations appear at end of data sheet.

Ordering Information/Selector Guide

PART	SWITCH CHANNELS	BLEED RESISTOR	OVP	PIN-PACKAGE	TEMP RANGE
MAX14802CCM+	16	No	Yes	48 TQFP	0°C to +70°C
MAX14802ECM+	16	No	Yes	48 TQFP	-40°C to +85°C
MAX14803CCM+	16	Yes	Yes	48 TQFP	0°C to +70°C
MAX14803AEWZ+	16	Yes	Yes	110 WLP	-40°C to +85°C

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND	0.)
V _{DD} Logic-Supply Voltage	0.3V to +7V
VPP - VNN Supply Voltage	230V
VPP Positive-Supply Voltage	0.3V to +220V
V _{NN} Negative-Supply Voltage	0.3V to -220V
Logic Inputs (LE, CLR, CLK, DII	N, DOUT)0.3V to +7V
COM_, NO	$(-0.3V + V_{NN})$ to the minimum of
	$[(V_{NN} + 220V) \text{ or } (V_{PP} + 0.3V)]$
Peak Analog Signal Current Per	Channel3A

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
48-Pin TQFP (derate 22.7mW/°C above +70°C)	1818mW
110-Bump WLP (derate 37mW°C above +70°C)	
Operating Temperature Range (Commercial)0°C	to +70°C
Operating Temperature Range (Extended)40°C	to +85°C
Storage Temperature Range65°C to	+150°C
Junction Temperature	. +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TQFP		WLP
Junction-to-Ambient Thermal Reistance (θ_{JA})	44°C/W	Junction-to-
Junction-to-Case Thermal Resistance (θ_{JC})	10°C/W	Junction-to-

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.7V \text{ to } +5.5V, V_{PP} = +40V \text{ to } V_{NN} + 250V, V_{NN} = -40V \text{ to } -160V, T_A = T_{MIN} \text{ to } T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
V _{DD} Supply Voltage	V_{DD}		+2.7		+5.5	V
V _{PP} Supply Voltage	V _{PP}		+40	+100	V _{NN} + 200	V
V _{NN} Supply Voltage	V _{NN}		-160	-100	0	V
V _{DD} Supply Quiescent Current	I _{DDQ}				5	μΑ
V _{DD} Supply Dynamic Current	I _{DD}	$V_{DD} = +5V$, $V_{\overline{LE}} = +5V$, $f_{CLK} = 5MHz$			0.5	mA
V _{PP} Supply Quiescent Current	I _{PPQ}	All switches remain on or off, ICOM_ = 5mA		0	10	μA

2 _______NIXI/N

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7 V \text{ to } +5.5 V, V_{PP} = +40 V \text{ to } V_{NN} + 250 V, V_{NN} = -40 V \text{ to } -160 V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25 ^{\circ} \text{C.}$) (Note 2)

PARAMETER	SYMBOL	CONDITION	S	MIN	TYP	MAX	UNITS	
V _{PP} Supply Dynamic		$V_{PP} = +40V, V_{NN} = -160V, f_{C}$	ом_ = 50kHz			4		
Current (All Channel	IPP	$V_{PP} = +100V, V_{NN} = -100V,$	f _{COM} _ = 50kHz		3.4	6	mA	
Switching Simultaneously)		$V_{PP} = +160V, V_{NN} = -40V, f_{C}$	COM_ = 50kHz			8		
V _{NN} Supply Quiescent Current	I _{NNQ}	All switches remain on or off	, I _{COM} _ = 5mA		0	10	μΑ	
V _{NN} Supply Dynamic		$V_{PP} = +40V, V_{NN} = -160V, f_{C}$	COM_ = 50kHz			5		
Current (All Channel	I _{NN}	$V_{PP} = +100V, V_{NN} = -100V,$	f _{COM} _ = 50kHz		2.3	4	mA	
Switching Simultaneously)		$V_{PP} = +160V, V_{NN} = -40V, f_{C}$	СОМ_ = 50kHz			3		
ANALOG SWITCH								
COM_, NO_ Analog Signal Range	V _{COM} _, V _{NO} _	(Note 3)		V _{NN}		min of (V _{NN} + 200V) or (V _{PP} - 10V)	V	
		$V_{PP} = +40V, V_{NN} = -160V,$	I _{COM} _ = 5mA		26	48		
		VCOM_ = 0V	I _{COM} _ = 200mA		22	32	Ω	
Small-Signal Switch	Rons	$V_{PP} = +100V, V_{NN} = -100V,$	I _{COM} _ = 5mA		22	30		
On-Resistance	TIONS	VCOM_ = 0V	I _{COM} _ = 200mA		18	27		
On-Resistance		$V_{PP} = +160V, V_{NN} = -40V,$	ICOM_ = 5mA		20	30		
		VCOM_ = 0V	I _{COM} _ = 200mA		16	27		
Small-Signal Switch On-Resistance Matching	ΔR _{ONS}	V _{PP} = +100V, V _{NN} = -100V, I _{COM} _ = 5mA	V _{COM} _ = 0V,		5		%	
Large-Signal Switch On-Resistance	R _{ONL}	VCOM_ = VPP - 10V, ICOM_ =	= 1A		15		Ω	
Shunt Resistance	R _{INT}	NO_or COM_to GND (MAX14 switch off	803/MAX14803A),	30	40	50	ΚΩ	
Switch-Off Leakage	ICOM_(OFF), INO_(OFF)	V _{COM_} , V _{NO_} = +100V or un	connected		0	2	μΑ	
Switch-Off DC Offset		$R_L = 100k\Omega$		-30		+30	mV	
Switch-Output Peak Current		100ns pulse width, 0.1% dut		3		А		
Switch-Output COM_ Isolation Diode Current		300ns pulse width, 2% duty	cycle (Note 4)		500		mA	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7 \text{V to } +5.5 \text{V}, V_{PP} = +40 \text{V to } V_{NN} + 250 \text{V}, V_{NN} = -40 \text{V to } -160 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25 ^{\circ}\text{C}$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCH DYNAMIC CHARA	ACTERISTICS		•			•
Turn-On Time	ton	$V_{NO} = +100V, R_L = 10k\Omega,$ $V_{NN} = -100V$		2	3.5	μs
Turn-Off Time	toff	$V_{NO_{-}} = +100V, R_{L} = 10k\Omega,$ $V_{NN} = -100V$		2	3.5	μs
Output Switching Frequency	fsw	Duty cycle = 50%			50	kHz
Maximum V _{COM} _, V _{NO} _ Slew Rate	dV/dt	(Note 4)	20			V/ns
Off legistics	1/	$f = 5MHz$, $R_L = 1k\Omega$, $C_L = 15pF$		-50		۵D
Off-Isolation	V _{ISO}	$f = 5MHz$, $R_L = 50\Omega$		-77		dB
Crosstalk	VcT	$f = 5MHz$, $R_L = 50\Omega$		-80		dB
COM_, NO_ Off- Capacitance	CCOM_(OFF), CNO_(OFF)	V _{COM} _ = 0V, V _{NO} _ = 0V, f = 1MHz (Note 4)	4	11	18	pF
COM_ On-Capacitance	CCOM_(ON)	V _{COM} = 0V, f = 1MHz (Note 4)	20	36	56	рF
Output-Voltage Spike	VSPK	R _L = 50_ (Note 4)	-150		+150	mV
Small-Signal Analog Bandwidth	f _{BW}	Vpp = +100V, V _{NN} = -100V, C _L = 200pF		20		MHz
		V _{PP} = +40V, V _{NN} = -160V, V _{COM} _ = 0V		820		
Charge Injection	Q	$V_{PP} = +100V, V_{NN} = -100V, V_{COM} = 0V$		600		рС
		$V_{PP} = +160V, V_{NN} = -40V, V_{COM} = 0V$		350		
LOGIC LEVELS						
Logic-Input Low Voltage	V _{IL}				0.75	V
Logic-Input High Voltage	VIH		V _{DD} - 0.75			V
Logic-Output Low Voltage	V _{OL}	I _{SINK} = 1mA			0.4	V
Logic-Output High Voltage	V _{OH}	ISOURCE = 0.75mA	V _{DD} - 0.5			V
Logic-Input Capacitance	CIN	(Note 4)			10	рF
Logic-Input Leakage	I _{IN}		-1		+1	μΑ

4 ______ *NIXIM*

TIMING CHARACTERISTICS

 $(V_{DD} = +2.7 \text{V to } +5.5 \text{V}, V_{PP} = +40 \text{V to } V_{NN} + 200 \text{V}, V_{NN} = -40 \text{V to } -160 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25 \text{°C}$.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
LOGIC TIMING (Figure 1)										
CLV Fraguency	f	$V_{DD} = +5V \pm 10\%$			20	N 41 1-				
CLK Frequency	fCLK	$V_{DD} = +3V \pm 10\%$			10	MHz				
DINI to CLIV Setup Time	too	$V_{DD} = +5V \pm 10\%$	10			200				
DIN to CLK Setup Time	tDS	$V_{DD} = +3V \pm 10\%$	16			ns				
DIN to CLK Hold Time	+	$V_{DD} = +5V \pm 10\%$	3			200				
	t _{DH}	$V_{DD} = +3V \pm 10\%$	3			ns				
CLK to LE Setup Time	too	$V_{DD} = +5V \pm 10\%$		ns						
CER to LE Setup Time	tcs	$V_{DD} = +3V \pm 10\%$	65			110				
LE Low-Pulse Width	t	$V_{DD} = +5V \pm 10\%$ 14				200				
LE Low-Puise Width	t _{WL}	$V_{DD} = +3V \pm 10\%$	22			ns				
CLD High Dules Width	4.40	$V_{DD} = +5V \pm 10\%$	20			200				
CLR High-Pulse Width	twc	$V_{DD} = +3V \pm 10\%$	40			ns				
CLK Rise and Fall Times	+- +-	$V_{DD} = +5V \pm 10\%$			50	200				
CLK Rise and Fall Times	t _R , t _F	$V_{DD} = +3V \pm 10\%$			50	ns				
CLK to DOLLT Dolov	t= 0	$V_{DD} = +5V \pm 10\%$ 6								
CLK to DOUT Delay	tDO	$V_{DD} = +3V \pm 10\%$	12		80	ns				

Note 2: All devices are 100% tested at T_A = +70°C. Limits over the operating temperature range are guaranteed by design and characterization.

Note 3: The analog signal input V_{COM} and V_{NO} must satisfy $V_{NN} \le (V_{COM}, V_{NO}) \le V_{PP}$, or remain unconnected during power-up and power-down.


Note 4: Guaranteed by characterization; not production tested.

Test Circuits



Typical Operating Characteristics

 $(V_{DD} = +3V, V_{PP} = +100V, V_{NN} = -100V, T_A = +25^{\circ}C$, unless otherwise noted.)



Pin Description

P	IN		<u>-</u>
TQFP	WLP	NAME	FUNCTION
1, 2, 14, 16, 24, 35, 36	A1, A3, A5, A8, A9, A11, B1–B5, B10, B11, C1, C3, C5, C6, C7, C9, C11, D2, D4–D8, D10, E1, E3–E9, E11, F2, F4–F8, F10, G1, G3, G5, G6, G7, G9, G11, H2, H4, H6, H8, H10, J1, J3, J5, J6, J7, J9, J11, K1, K2, K4, K6, K8, K10, K11	N.C.	No Connection. Not internally connected.
3	J2	COM4	Analog Switch 4—Common Terminal
4	H1	NO4	Analog Switch 4—Normally-Open Terminal
5	F3	NO3	Analog Switch 3—Normally-Open Terminal
6	F1	СОМЗ	Analog Switch 3—Common Terminal
7	G2	NO2	Analog Switch 2—Normally-Open Terminal
8	E2	COM2	Analog Switch 2—Common Terminal
9	D3	COM1	Analog Switch 1—Common Terminal
10	D1	NO1	Analog Switch 1—Normally-Open Terminal
11	C2	NO0	Analog Switch 0—Normally-Open Terminal
12	C4	COM0	Analog Switch 0—Common Terminal
13	A4	V _{NN}	Negative High-Voltage Supply. Bypass V _{NN} to GND with a 0.1µF or greater ceramic capacitor.
15	A2	V _{PP}	Positive High-Voltage Supply. Bypass V _{PP} to GND with a 0.1µF or greater ceramic capacitor.
17	B6	GND	Ground
18	A10	V _{DD}	Digital Supply Voltage. Bypass V _{DD} to GND with a 0.1µF or greater ceramic capacitor.
19	B7	DIN	Serial-Data Input
20	A6	CLK	Serial-Clock Input
21	B8	ĪĒ	Active-Low, Latch-Enable Input
22	В9	CLR	Latch Clear Input
23	A7	DOUT	Serial-Data Output
25	C8	COM15	Analog Switch 15—Common Terminal
26	C10	NO15	Analog Switch 15—Normally-Open Terminal
27	D11	NO14	Analog Switch 14—Normally-Open Terminal
28	D9	COM14	Analog Switch 14—Common Terminal
29	E10	COM13	Analog Switch 13—Common Terminal
30	G10	NO13	Analog Switch 13—Normally-Open Terminal
31	F11	COM12	Analog Switch 12—Common Terminal

8 ______ 8 _____ 8 _____ 8

Pin Description (continued)

Р	IN	NAME	ELINCTION			
TQFP	WLP	NAME	FUNCTION			
32	F9	NO12	Analog Switch 12—Normally-Open Terminal			
33	H11	NO11	Analog Switch 11—Normally-Open Terminal			
34	J10	COM11	Analog Switch 11—Common Terminal			
37	H9	COM10	Analog Switch 10—Common Terminal			
38	K9	NO10	Analog Switch 10—Normally-Open Terminal			
39	J8	COM9	Analog Switch 9—Common Terminal			
40	G8	NO9	Analog Switch 9—Normally-Open Terminal			
41	H7	COM8	Analog Switch 8—Common Terminal			
42	K7	NO8	Analog Switch 8—Normally-Open Terminal			
43	K5	NO7	Analog Switch 7—Normally-Open Terminal			
44	H5	COM7	Analog Switch 7—Common Terminal			
45	G4	NO6	Analog Switch 6—Normally-Open Terminal			
46	J4	COM6	Analog Switch 6—Common Terminal			
47	K3	NO5	Analog Switch 5—Normally-Open Terminal			
48	H3	COM5	Analog Switch 5—Common Terminal			




Figure 1. Serial Interface Timing

Detailed Description

The MAX14802/MAX14803/MAX14803A provide high-voltage switching on 16 channels for ultrasound imaging and printer applications. The devices utilize HVCMOS process technology to provide 16 high-voltage low-charge-injection SPST switches, controlled by a digital interface. Data is clocked into an internal 16-bit shift register and retained by a programmable latch with enable and clear inputs. A power-on-reset function ensures that all switches are open on power-up.

The MAX14802/MAX14803/MAX14803A operate with a wide range of high-voltage supplies including: VPP/VNN = +100V/-100V, +200V/0V, or +40V/-160V. The digital interface operates from a separate +2.7V to +5.5V VDD supply. Digital inputs DIN, CLK, \overline{LE} , and CLR operate on the VDD supply voltage. The MAX14803/MAX14803A provide integrated 35k Ω bleed resistors on each switch terminal to discharge capacitive loads. The MAX14802/MAX14803/MAX14803A feature clamping diodes (at the COM_). These clamping diodes provide overvoltage protection against positive overshoot.

Analog Switch

The MAX14802/MAX14803/MAX14803A allow a peak-to-peak analog signal range from V_{NN} to the minimum of either V_{NN} + 200V or (VPP - 10V). Analog switch inputs must be unconnected, or satisfy $V_{NN} \leq (V_{COM}, V_{NO}) \leq V_{PP}$ during power-up and power-down.

High-Voltage Supplies

The MAX14802/MAX14803/MAX14803A allow a wide range of high-voltage supplies. The devices operate with V_{NN} from -160V to 0 and V_{PP} from +40V to V_{NN} + 250V. When V_{NN} is connected to GND (single-supply applications), the devices operate with V_{PP} up to +200V. The V_{PP} and V_{NN} high-voltage supplies are not required to be symmetrical, but the voltage difference (V_{PP} - V_{NN}) must not exceed 250V.

Bleed Resistors (MAX14803/MAX14803A)

The MAX14803/MAX14803A feature integrated $35k\Omega$ bleed resistors to discharge capacitive loads such as piezoelectric transducers. Each analog switch terminal is connected to GND with a bleed resistor.

Overvoltage Protection

The MAX14802/MAX14803/MAX14803A feature clamping diodes (at the COM_). These clamping diodes provide overvoltage protection against positive overshoot.

Serial Interface

The MAX14802/MAX14803/MAX14803A are controlled by a serial interface with a 16-bit serial shift register and transparent latch. Each of the 16 data bits controls a single analog switch (Table 1). Data on DIN is clocked with the most significant bit (MSB) first into the shift register on the rising edge of CLK. Data is clocked out of the shift register onto DOUT on the rising edge of CLK. DOUT reflects the status of DIN, delayed by 16 clock cycles (Figures 1 and 2).

Latch Enable (LE)

Drive $\overline{\text{LE}}$ logic-low to change the contents of the latch and update the state of the high-voltage switches (Figure 2). Drive $\overline{\text{LE}}$ logic-high to freeze the contents of the latch and prevent changes to the switch states. To reduce noise due to clock feedthrough, drive $\overline{\text{LE}}$ logic-high while data is clocked into the shift register. After the data shift register is loaded with valid data, pulse $\overline{\text{LE}}$ logic-low to load the contents of the shift register into the latch.

Latch Clear (CLR)

The MAX14802/MAX14803/MAX14803A feature a latch clear input. Drive CLR logic-high to reset the contents of the latch to zero and open all switches. CLR does not affect the contents of the data shift register. Pulse LE logic-low to reload the contents of the shift register into the latch.

Power-On Reset

The MAX14802/MAX14803/MAX14803A feature a power-on-reset circuit to ensure all switches are open at power-on. The internal 16-bit serial shift register and latch are set to zero on power-up.




Figure 2. Latch Enable Interface Timing

Table 1. Serial Interface Programming (Notes 5–10)

			DAT	A BITS	6				TROL TS	FUNCTION							
D0 (LSB)	D1	D2	D3	D4	D5	D6	D7	LE	CLR	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Н							L	L		ON						
		L						L	L			OFF					
		Н						L	L			ON					
			L					L	L				OFF				
			Н					L	L				ON				
				L				L	L					OFF			
				Н				L	L					ON			
					L			L	L						OFF		
					Н			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
					_		Н	L	L								ON
Х	Χ	Χ	Χ	Χ	Χ	Χ	Х	Н	L			Н	OLD PR	EVIOUS	STATE		
Х	Χ	Х	Х	Х	Х	Χ	Χ	Х	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Table 1. Serial Interface Programming (Notes 5-10) (continued)

	DATA BITS									CONTROL FUNCTION							
D8	D9	D10	D11	D12	D13	D14	D15 (MSB)	ΙĒ	CLR	SW8	SW9	SW10	SW11	SW12	SW13	SW14	SW15
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Н							L	L		ON						
		L						L	L			OFF					
		Н						L	L			ON					
			L					L	L				OFF				
			Н					L	L				ON				
				L				L	L					OFF			
				Н				L	L					ON			
					L			L	L						OFF		
					Н			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
							Н	L	L								ON
Х	Х	Χ	Χ	Χ	Χ	Χ	Х	Н	L			Н	OLD PRI	EVIOUS	STATE		
Х	Х	Χ	Χ	Х	Χ	Х	Х	Χ	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

X = Don't care.

- Note 5: The 16 switches operate independently.
- Note 6: Serial data is clocked in on the rising edge of CLK.
- Note 7: The switches go to a state retaining their present condition on the rising edge of $\overline{\text{LE}}$. When $\overline{\text{LE}}$ is low, the shift register data flows through the latch.
- Note 8: DOUT is high when switch 15 is on.
- **Note 9:** Shift register clocking has no effect on the switch states if \overline{LE} is high.
- Note 10: The CLR input overrides all other inputs.

Applications Information

For medical ultrasound applications, see Figures 4, 5, and 6.

Logic Levels

The MAX14802/MAX14803/MAX14803A digital interface inputs CLK, DIN, $\overline{\text{LE}}$, and CLR operate on the V_{DD} supply voltage.

Daisy-Chaining Multiple Devices

Digital output DOUT is provided to allow the connection of multiple MAX14802/MAX14803/MAX14803A devices by daisy-chaining (Figure 3). Connect each DOUT to the DIN of the subsequent device in the chain. Connect CLK,

LE, and CLR inputs of all devices, and drive LE logic-low to update all devices simultaneously. Drive CLR high to open all the switches simultaneously. Additional shift registers can be included anywhere in series with the MAX14802/MAX14803/MAX14803A data chain.

Supply Sequencing and Bypassing

The MAX14802/MAX14803/MAX14803A do not require special sequencing of the V_{DD}, V_{PP}, and V_{NN} supply voltages; however, analog switch inputs must be unconnected, or satisfy V_{NN} \leq (V_{COM}, V_{NO}) \leq V_{PP} during power-up and power-down. Bypass V_{DD}, V_{PP}, and V_{NN} to GND with a 0.1µF ceramic capacitor as close as possible to the device.

Application Diagrams




Figure 3. Interfacing Multiple Devices by Daisy-Chaining




Figure 4. Medical Ultrasound Application—High-Voltage Analog Switches in Probe




Figure 5. Medical Ultrasound Application—High-Voltage Analog Switches in Mainframe






Figure 6. Medical Ultrasound Application—Multiple Transmit and Isolation per Receiver Channel

16 ______ /I/XI/M

Functional Diagram




Pin Configurations



18 _______ **/V**/**X**1/**V**

Pin Configurations (continued)



Chip Information

PROCESS: BICMOS

_Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
48 TQFP	C48+6	21-0054	90-0093
110 WLP	W1105B5+1	<u>21-0494</u>	Refer to Application Note 1891

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/09	Initial release	_
1	9/09	Corrected two specifications in the <i>Absolute Maximum Ratings</i> section, changed the minimum of the peak-to-peak analog signal range to "either V _{NN} + 200V or (V _{PP} - 10V)"	2, 9
2	11/10	Deleted the MAX14800/MAX14801 from the entire data sheet and added the MAX14803A; added the WLP part to the <i>Ordering Information</i> , <i>Pin Configurations</i> , <i>Pin Descriptions</i> , and <i>Package Information</i> sections	1–19
3	8/11	Added extended temperature information; added MAX14802ECM+ to data sheet	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.