

操作系统课程实验 Lab2: 物理内存管理

> 陈 渝 清华大学计算机系 2014年秋季

> > 1



大纲

- ◆ x86 特权级(privilege levels)
- ◆ x86 内存管理单元(Memory Management Unit,MMU)



- 了解不同特权级的差别
- · 了解当前CPU处在哪个特权级
- 了解特权级切换

X86 特权级



x86 特权级 - 简介




Figure 6-3. Protection Rings

◆ Linux 和 uCore 只使用 ring 0 and ring 3



x86 特权级 -区别?

- ◆ 一些指令(比如特权指令)只能执行在ring 0 (e.g. lgdt).
- ◆ CPU在如下时刻会检查特权级
 - > 访问数据段
 - ▶ 访问页
 - ▶ 进入中断服务例程(ISRs)
 - >
- ◆ 如果检查失败会如何?

General Protection Fault!



x86 特权级 - 当前的特权级?




Figure 3-6. Segment Selector



x86 特权级 -特权级检查举例




Figure 3-6. Segment Selector




Figure 3-8. Segment Descriptor



x86 特权级 -特权级检查举例




Figure 3-6. Segment Selector






Figure 3-8. Segment Descriptor






x86 特权级 -通过中断切换特权级




Interrupt Stack Usage with Privilege-Level Change






x86 特权级 -通过中断切换特权级




Interrupt Stack Usage with Privilege-Level Change






x86 特权级 -切换特权级 (0 to 3)







x86 特权级 -切换特权级 (0 to 3)






x86 特权级 -切换特权级 (0 to 3)







x86 特权级 -切换特权级(3 to 0)






x86 特权级 -切换特权级(3 to 0)

SS (RPL=3)
ESP
EFLAGS
CS (RPL=3)
EIP


Error Code



Entering ISR



x86 特权级 -切换特权级(3 to 0)





x86 特权级 - 栈切换中获取新的栈

◆ TSS = Task State **Segment**




Figure 7-3. TSS Descriptor



x86 特权级 - 栈切换中获取新的栈

◆ TSS = Task State **Segment**




Figure 7-3. TSS Descriptor




Figure 7-5. Task Register




0S x86 特权级 – TSS 格式

1	15	0			
I/O Map Base Address	Reserved	T 10			
Reserved	LDT Segment Selector				
Reserved	GS	92			
Reserved	ved FS				
Reserved	DS	84			
Reserved	SS	80			
Reserved	cs	76			
Reserved	ES	72			
	EDI	68			
1	ESI				
EBP					
ESP					
EBX					
	48				
	ECX				
	EAX				
EF	EFLAGS				
	EIP				
CR3	(PDBR)	28			
Reserved	SS2	24			
	ESP2	20			
Reserved	SS1	16			
	ESP1	12			
Reserved	SSO	8			
T040000000	ESP0	4			
Reserved	Previous Task Link	0			

Figure 7-2. 32-Bit Task-State Segment (TSS)



x86 特权级 -建立 TSS





x86 特权级 - 参考文献

- Chap. 6.3.5, Vol. 1, Intel® and IA-32 Architectures Software Developer's Manual
- Chap. 7, Vol. 3, Intel® and IA-32 Architectures Software Developer's Manual



- 了解页表格式
- 了解如何建立段表+页表
- 了解如何操作页表项

X86 内存管理单元 MMU



x86 MMU - 段机制概述




Figure 3-3. Protected Flat Model



x86 MMU - 段选择子(segment selector)中的隐藏部分

Visible Part	Hidden Part	_
Segment Selector	Base Address, Limit, Access Information	CS
100		SS
		DS
		ES
		FS
		GS


Figure 3-7. Segment Registers

◆ 基址(Base address)一直被存放在隐藏部分。直到选择子发生变化,才会更新基址内容(即新的段表项中的基址值)。

24




x86 hardware MMU – 建立 GDT tables (kernel init)






x86 MMU – 建立 GDT tables (bootloader)





x86 MMU – 建立GDT tables (使能页机制 enable paging)



27



x86 MMU - 页机制概述






Figure 4-2. Linear-Address Translation to a 4-KByte Page using 32-Bit Paging







































在页表项中存放的地址内容是线性地址(linear addresses)!



x86 MMU – 页表项(page table entries)

31 30 29 28 27 26 25 24 23 22	21 20 19 18 17	16 15 14 13 12	11 10 9	8	7	6	5	4	3	2	1	0	
Address of page directory ¹		Ignored					P C D	PW Ignor			ed	CR3	
Bits 31:22 of address of 2MB page frame	Reserved (must be 0)	Bits 39:32 of A T	Ignored	G .	1	D	А	P C D	W T	U / S	R / W	1	PDE: 4MB page
Address of page table Ignored O Ignored Ignored O Ignored Ignored O Ignored Igno						1	PDE: page table						
Ignored							0	PDE: not present					
Address of 4KB page frame					1	PTE: 4KB page							
Ignored							<u>0</u>	PTE: not present					

Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging

- R/W: 1 if this page is writable
- U/S: 1 if this page is accessible in ring 3
- A: 1 if this page has been accessed
- D: 1 if this page has been written
- You may ignore others for now



x86 MMU – 使能页机制 (enable paging)





Figure 2-7. Control Registers

◆ 为了在保护模式下使能页机制, OS需要置CR0寄存器中的 bit 31 (PG)




x86 MMU - 建立页表 (page tables)





x86 MMU - 在页表中建立页的映射关系





x86 MMU - 合并段机制+页机制 (segmentation + paging)




Figure 3-1. Segmentation and Paging



x86 MMU - uCore内存管理初始化

bootloader CS base = 0 PG = no	kernel (assembly) CS base = -0xC0000000 PG = no	kernel (right after enabling PG) CS base = -0xC0000000 PG = yes	kernel (all done) CS base= 0 PG = yes
virtual address base = $0x0$	virtual addres	virtual address base = $0x0$	



x86 MMU - 参考资料

• Chap. 3 & 4, Vol. 3, Intel® and IA-32 Architectures Software Developer's Manual