

#### Use Case Guide

Feb 2012

### Custom - Use Case Guide

#### 1.1.1

#### 1.1.2 ABSTRACT

This document explains the capabilities and limitations of the below use-cases of DVR-RDK

- 2xD1 @ 30 fps Enc
- 1xD1 + 1xD1 (4xCIF mosaiced to 1xD1) @ 30 fps Enc
- 1xD1 @ 30 fps Dec

These use-cases are targeted for DM814x and DM816x SoC from TI (would be ported to DM8107 in future)

### $\textbf{Copyright} \circledcirc \textbf{Texas Instruments Incorporated. All rights reserved.}$

Information in this document is subject to change without notice. Texas Instruments may have pending patent applications, trademarks, copyrights, or other intellectual property rights covering matter in this document. The furnishing of this documents is given for usage with Texas Instruments products only and does not give you any license to the intellectual property that might be contained within this document. Texas Instruments makes no implied or expressed warranties in this document and is not responsible for the products based from this document.



### **TABLE OF CONTENTS**

1	Introduction	3				
1.1						
1.2	Resolutions					
2	Features	4				
Syste	tem					
	oture					
	ode					
Use-0	-Case switching					
	code					
	interlacing					
	ode Parameters					
	play					
-	er requirements					
3	Limitations	7				
4	Custom Demos Additional Details					
4.1	Data Flow – 2xD1 Enc	7				
4.2						
13	,	c				



#### 2 Introduction

This document has requirements and data flows for custom use cases. Custom use cases are simple use case to refer to start building simple encode/decode link chains application

# 2.1 Summary of Use-Cases

Product	Description
2D1 Encode	Enc: 2Ch D1 30fps
(DM8148/DM8168)	
2D1 Encode	Enc: 2ChD1 at 30 fps (1Ch D1 + 4Ch CIF SwMs to D1)
(DM8148/DM8168	
1D1 Decode	Dec: 1Ch D1 @ 30 fps

### 2.2 Resolutions

NTSC Resolutions	NTSC - 30fps	PAL - 25fps
D1	704x480	704x576



# 3 Features

_	2D1 Enc		1D1 + 1D1 (4xCIF mosaicing) Enc		1 D1 DEC	
System						
DM8148 Part	CE1 (DM8	3148-Mid)	CE1 (DM8	148-Mid)	CE2 (DM8	3148-High)
Number	Si Rev 2.1		Si Rev 2.1		Si Rev 2.1	
System Clocks	ARM	720Mhz		720Mhz		720Mhz
	М3	240Mhz		240Mhz		240Mhz
	DSP	750Mhz		750Mhz		750-850Mhz * * NOT FINAL
	DDR	440Mhz		480Mhz		533Mhz
	IVA-HD	410Mhz		410Mhz		450Mhz * * NOT FINAL
	HDVPSS	200Mhz		200Mhz		200Mhz
Default U Boot config	NO	1	YES		NO	
DDR	512MB		512MB		512MB	
Linux Memory	Memory 128MB 128MB			128MB		
Capture						
Number of Video decoders	1x TVP51	58	2x TVP51!	58	х	
Video decoder Mode	8-bit 4Ch D1 pixel mux mode					
Input resolutions	Input can be NTSC or PAL					
	No mixed NTSC/PAL					
	No dynamic switching between NTSC and PAL					
Other notes	Capture is in D1 mode since. Input to Live Preview uses D1.					
Encode						
Primary stream (max resolution)	2CH Di 30fps	1 H264	2CH D1 H	264 30fps	х	
Use-Case switching						
Enable/disable run			х			
	1		1		1	



time enc channel				
Decode				
Decode	х	х	1CH D1 @ 30 fps	
Enable/disable decode channel run time	х	х	Seam-less	
De-interlacing				
Primary stream	DEI enabled	DEI enabled	х	
Encode Parameters				
Encoding input type	Progressive			
Primary stream codec	H264 HP Profile Level 3.1			
Sub-stream codec	H264 HP			
	Profile Level 3.1			
Primary stream resolution	D1			
Frame-rate control	1fps to 30fps in units of 1fps			
Bit-rate control	16Kbps to 6Mbps			
QP control	H264: I-frame QP setting available, P-frame QP setting available			
RC Algorithm control	CBR VBR			
IP Ratio control	IP Ratio from 1100			
Force I-frame Control	YES			
Display				
Display 2	SD Display: On-Chip SDDAC			
Tied VENCs	SD Display can show the same or different content as HD Display BUT at NTSC or PAL timing			
Display Resolutions	SD Display:			
	NTSC - 720x240 @ 60Hz - interlaced			
	PAL - 720x288 @ 50Hz - interlaced			
Display Layouts	o 1x1 – All CH beir	ng showed, deinterlaced	d at 30fps	



SD Display	
	o 1x1
	•
Live preview	1x1 Layout: D1
resolution	
Live preview frame-	1x1 Layout: 30fps
rate	
Decode channels	YES
can be mixed with	
live channels	
Other	
requiremen	
•	
ts	
Boot time	- Power ON to boot logo – 5-10secs
	- Power ON to Display live preview – 30-45 secs
Networking	Linux drivers provided, application to be taken care by customer
USB	Linux drivers provided, application to be taken care by customer
SATA	1x SATA. Port Multiplier can be used.
	Linux drivers provided, application to be taken care by customer




#### 4 Limitations

These data flows have the following limitations / constraints

- These data flows are implemented for DM814x and TI816x SoC.
  - o These will be ported to DM8107 SoC in future.
  - These could be made to work on DM8168 but are NOT ported in current codebase.


#### 5 Custom Demos Additional Details

#### 5.1 Data Flow – 2xD1 Enc





# 5.2 Data Flow - 1xD1 + 1xD1 (4xCIF Mosaiced) Enc





# 5.3 Data Flow – 1xD1 Dec

