

### Use Case Guide

Feb 2012

## DM814x Decoder Display - Use Case Guide

#### **ABSTRACT**

This document explains the capabilities and limitations of the below use-cases of DVR-RDK

Decoder Display Use-case

These use-cases are targeted for DM814x SoC from TI (would be ported to DM8107 in future)

ABSTRACT	1
1 Overview	2
Use-case summary	2
Target Applications	2
Resolutions	
2 Features	
System	3
Decode	3
Display	∠
3 Limitations	5
4 DM814x Decoder Display – Additional Details	
Data Flow	
Measured Performance	
Frame-rate	
CPU Load (Measured)	

### Copyright © Texas Instruments Incorporated. All rights reserved.

Information in this document is subject to change without notice. Texas Instruments may have pending patent applications, trademarks, copyrights, or other intellectual property rights covering matter in this document. The furnishing of this document is given for usage with Texas Instruments products only and does not give you any license to the intellectual property that might be contained within this document. Texas Instruments makes no implied or expressed warranties in this document and is not responsible for the products based from this document.



### 1 Overview

### **Use-case summary**

A summary of the use-cases is given below

Product	Description
Decoder Display demo	Decoder only Dec: 12Ch D1 30fps
(DM8148)	

## **Target Applications**

This use-case is targeted for the below applications

- Hybrid DVR
- NVR

This use-case is NOT targeted for

### Resolutions

NTSC / PAL Resolutions	NTSC - 30fps	PAL – 25fps
D1	704x480	704x576
VGA	640x480	640x480
2CIF	704x240	704x288
CIF	352x240	352x288
QVGA	320x240	320x240
QCIF	176x120	176x144

 HD / VESA Resolutions

 1080p
 1920x1080 30/60Hz

 720p
 1280x720 60Hz

 SXGA
 1280x1024 60Hz

 XGA
 1024x768 60Hz

2



# 2 Features

Decoder Display demo		Decoder Display demo
System		
DM8148	Part	CE1 (DM8148-Mid)
Number		Si Rev 2.1
System Clocks	ARM	720Mhz
	М3	240Mhz
	DSP	750Mhz
	DDR	480Mhz
	IVA-HD	410Mhz
	HDVPSS	200Mhz
Default U Boot config		YES
DDR		512MB
Linux Memory		128MB
Decode		
Format su	ipported	H264, mpeg4, mjpeg
Displaydelay		Decoder shall start displaying of frames not later than displayDelay number of frames are decoded(-1 to 16)
numbuf		Number of decode buffers required for particular channel.
H264 Decode		o A Max of 12ch D1 H264-HP Decode @ 30fps
H264 Prof		High Profile (HP)
supported		o Base Profile (BP)
		o Main Profile (MP)
MPEG4 De	ecode	A Max of 12ch D1 MPEG4-SP Decode @ 30fps
MJPEG Decode		A Max of 12ch D1 MJPEG Decode
Max resolution supported		HD (1920x1080)
Min resolution supported		QCIF (ideally all resolution up to HD shall be supported. But resolution < QCIF is not verified)
Combo		Any Combination of the above shall be supported
Generic Decoder support		Generic Decoder support is verified only with H264



	Decoder Display demo			
Display				
Display 0	HD Display 0: On-Chip HDMI max 1080p60			
Tied VENCs	HD Display 0 and HD Display 1 will be "TIED"			
	o They will show same video + GRPX			
	o @ Same frame-rate			
	o @ Same resolution			
	o @ Same timing			
	o i.e. Input source to the HD Displays will be the same			
Display Resolutions	HDMI / VGA Monitor:			
	1080p60 - 1920x1080 @ 60Hz			
	720p60 - 1280x720 @ 60Hz			
	SXGA - 1280x1024 @ 60Hz			
	XGA - 1024x768 @ 60Hz			
Display Layouts	o 1x1 – All CH being showed, deinterlaced at 60fps			
	o 2x2 – All CHs being shown, deinterlaced at 60fps			
	<ul> <li>3x3 - CH being shown scaled at 30fps by taking ONLY the even fields</li> </ul>			
	<ul> <li>4x4 - CH being shown scaled at 30fps by taking ONLY the even fields (8CIF AND 16CIF ONLY)</li> </ul>			
	<ul> <li>4x5 - CH being shown scaled at 30fps by taking ONLY the even fields (16CIF ONLY)</li> </ul>			
	<ul> <li>1+7 - 1 BIG CH being showed deinterlaced at 60fps. OTHER SMALL CHs scaled at 30fps by taking ONLY the even fields</li> </ul>			
	<ul> <li>1+5 - 1 BIG CH being showed deinterlaced at 60fps.</li> <li>OTHER SMALL CHs scaled at 30fps by taking ONLY the even fields</li> </ul>			



## 3 Limitations


These data flows have the following limitations / constraints

- These data flows are implemented for DM814x SoC.
- The software mosaic support 2 scaler instance in one SWMS. That means you can archieve 32D1@30fps performance with only one SWMS. But please don't use VIP scaler and DEI scaler in the same SWMS, this will cause issue. You can use VIP scaler and SC5, or SC5 with DEI scaler.
- SD display is not supported currently
- Graphic support is not added currently
- Multiple references frames is supported but only 1 reference frame(B-frame) has been tested extensively, hence limited Generic Decoder testing has been conducted for H264
- The numbuf should always be greater than the displaydelay and **preferably the difference** between them should be five or more
- Keep the numbuf = 16 and displaydelay = 10 in the ini file, for generic streams which have multiple reference buffers
- Limitted error stream testing has been done
- Decoder assume the first frame shall be an IDR frame (SPS/PPS + I frame)
- MPEG4-ASP is not supported



# 4 DM814x Decoder Display – Additional Details

### **Data Flow**





### **Measured Performance**

### Frame-rate

Refer to sub-section, Decode in section 2 Features for details

## **CPU Load (Measured)**

Processor	CPU load in %
M3 VPSS	11 %
M3 Video	16 %
DSP	1 %