












	TABLE OF CONTENTS
PAGE	DESCRIPTION
1	TITLE PAGE
2	SYSTEM
3	BANK14_15_34_35_16
4	SRAM_AUDIO
5	IO
6	DISPLAY_UART_BT
7	FPGA_POWER
8	POWER

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




TITLE:		TITLE_PAGE		 E-ELEMENTS	
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A2	SCALE:	SHEET:1 OF 10
RELEASED:		E- ELEMENTS			

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:











TITLE: BANK_14_15_34_35				
Design :		DRAWING NO:		
CHECKED:				
STANDARDIZED:	VERSION:	SIZE: A2	SCALE:	SHEET:3 OF 10
RELEASED:	E- ELEMENTS			






REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



TITLE:					SRAM_AUDIO					
Design :			DRAWING NO:							
CHECKED:										
STANDARDIZED:			VERSION:		SIZE: A2		SCALE:		SHEET:4 OF 10	
RELEASED:			E- ELEMENTS							







REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




TITLE: FPGA_POWER					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A2	SCALE:	SHEET:7 OF 10
RELEASED:		E- ELEMENTS			

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



TITLE: POWER					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A2	SCALE:	SHEET:8 OF 10
RELEASED:		E- ELEMENTS			

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



TITLE:					USB_JTAG					
Design :			DRAWING NO:							
CHECKED:										
STANDARDIZED:			VERSION:		SIZE: A2		SCALE:		SHEET:10 OF 10	
RELEASED:			E- ELEMENTS							