Computer Organization Lab3

Name: 陳子祈


ID: 0819823

Architecture diagrams:

R type						
Instruction set	Op code	rs	rt	rd	shamt	funct
Instr location	[31:26]	[25:21]	[20:16]	[15:11]	[10:6]	[5:0]
add \$rd,\$rs,\$rt	000000(0)				00000	100000(32)
sub \$rd,\$rs,\$rt	000000(0)				00000	100010(34)
and \$rd,\$rs,\$rt	000000(0)				00000	100100(36)
or \$rd,\$rs,\$rt	000000(0)				00000	100101(37)
slt \$rd,\$rs,\$rt	000000(0)				00000	101010(42)
jr \$rs	000000(0)		00000	00000	00000	001000(8)
		ı	l			
I type						
Instruction set	Op code	rs	rt	immedia	ate	
Instr location	[31:26]	[25:21]	[20:16]	[15:0]		
addi \$rt,\$rs,imm	001000(8)					
slti \$rt,\$rs,imm	001010(10)					
beq \$rt,\$rs,imm	000100(4)					
lw \$rt,\$rs,imm	100011(35)					
sw \$rt,\$rs,imm	101011(43)					
		•	•	•		
Jump type						
Instruction set	Op code	Addres	ss			
Instr location	[31:26]	[25:0]				
j addr	000010(2)					
jal addr	000011(3)					
2						

Hardware module analysis:

(explain how the design work and its pros and cons)



Single cycle MIPS CPU 每過一段固定的 cycle time 就做 PC 與暫存器的運算。PC 的運算只有分為 Sequential 的運算與 beq 跳行的運算。暫存器的運算流程如下:

- 1. IF: Instruction fetch from memory 從 memory 請求指令
- 2. ID: Instruction decode & register read 解碼指令、產生控制訊號,並把暫存器的資料讀出來
- 3. EX: Execution operation or calculate address 執行指令,這次實驗使用到 lw、sw 存取記憶體的指令,因此需計算地址
- 4. MEM: Access memory operand 存取記憶體資料,若執行 sw 指令,記憶體的資料就要被更改,若執行 lw 指令,則讀取記憶體的資料
- 5. WB: Write result back to register 依據不同指令,將 ALU 計算出來的結果、記憶體的資料、常數或 PC+4 寫回去 Write register,PC 也會依據要做 branch、jump(j、jal)、jr 其中的哪一個 operation 更新 PC

Single cycle MIPS CPU 優點就是不會發生 hazards; 缺點就是以 Longest delay 的指令 當作 clock period,導致執行大部分指令都有很多 CPU idle 的時間。

各module的description:

1) Decoder

功能:透過6bit的instruction operation code 决定各種控制訊號。

Port description:

instr_op_i : 6bit input instruction operation code
RegWrite_o : 1bit output RegFile Write or not

ALU_op_o : 2bit output for ALU_Ctrl to determine operation type

ALUSrc_o : 1bit output determine ALU source

RegDst_o : 1 bit output determine Read reg2 is rt or rd

Branch_o : 1bit output the instruction is branch type or not

Jump_o : 1bit output to determine jump or not

MemRead_o : 1bit output for Data memory to determine read memory data or not MemWrite_o : 1bit output for Data memory to determine write memory data or not

MemtoReg_o : 2bit output to determine where Register write data is from

Instr_op [31:26]		Instruction	RegDst [1:0]	ALUSrc	Mem toReg [1:0]	Reg Write	Mem Read	Mem Write	Branch	ALU Op [1:0]	Jump
[31:29]	[28:26]										
	000	R-type	01	0	00	1	0	0	0	00	0
000	010	j				0					1
000	011	jal	10	0	11	1	0	0	1	10	1
	100	beq				0					0
I-type											
001	000	addi	00	1	00		_	0	0	01	0
001	010	slti	00	1	00	1	0	0	0	11	0
100		lw	00	1	01	1	1	0	0	01	0
101			00	1		0	0	1	0	01	0

2) ALU Ctrl

功能:將ALU_op及function code轉成ALU所需的ALUCtrl,決定ALU的動作及控制其他MUX、Shifter。

Port description:

funct_i : 6bit input function code

ALUOp_i : 2bit input for ALU_Ctrl to determine operation type

ALUCtrl_o : 4bit output to ALU control

jr_o : 1bit output to determine whether use jr or not

ALUOp_i	funct_i	operation	ALUCtrl	jr_o	
R type					
	001000	jr	0000	1	
	100000	add	0010		
00	100010	sub	0110	0	
	100100	and	0000	0	
	100101	or	0001		

	101010	slt	0111	
I type				
		addi		
01		lw	0010	
		SW		0
10		beq	0110	
11		slti	0111	
其他				
10		j	XXXX	0
10		jal	XXXX	0

3) ALU

功能:32bit運算邏輯單位,參考課本附錄程式,可做add、sub、or、and、slt。

Port description:

src1_i : 32bit input data src2_i : 32bit input data ctrl_i : 4bit ALU_Control

result_o : 32bit result for ALU

zero_o : 1 bit when the output is 0, zero must be set

4) Adder

功能:輸入兩個data輸出其相加結果。

Port description:

src1_i : 32bit input data
src2_i : 32bit input data
sum_o : 32bit output sum

5) Sign_Extend

功能:將輸入data做Sign Extend,data_i複製到data_o低16位,data_i最高位bit複製到data_o高16位。

Port description:

data_i : 16bit input data
data_o : 32bit output data

6) Shift_Left_Two_32

功能:將input data左移兩個bit。

Port description:

data_i : 32bit input datadata_o : 32bit output data

7) MUX_2to1

功能:如果 select_i = 0 則輸出 dataO_i; select_i = 1 則輸出data1_i。

Port description:

data0_i : 32bit input data
data1_i : 32bit input data
select_i : 1bit select for MUX
data_o : 32bit output data

8) MUX_4to1

功能:如果 select_i = 00 則輸出 data0_i;select_i = 01 則輸出data1_i;select_i = 10 則輸出data2_i;select_i = 11 則輸出data3_i

Port description:

data0_i : 32bit input data
data1_i : 32bit input data
data2_i : 32bit input data
data3_i : 32bit input data
select_i : 2bit select for MUX
data_o : 32bit output data

9) Simple_Single_CPU

功能:將上述所提到之 Module 依照 Architecture diagram 的附圖做連接,完成 Simplified Single-cycle CPU。

Finished part:

(show the screenshot of the simulation result and waveform, and explain it)

Instruction set	Op code	rs rt	rd	shamt	funct
Instr location	[31:26]	[25:21] [20	0:16] [15:11]	[10:6]	[5:0]
add \$r0,\$r0,\$	r0 000000(0)	00000 00	00000	00000	100000(32)

Description:

$$r0 = Reg[0] = r0+r0 = 0+0 = 0$$

PC = 0

PC =	0										
Data Memory =		0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =		0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =		0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =		0,	0,	0,	0,	0,	0,	0,	0		
Registers											
RO =	0, R1 =		0, R2 =	0, R3	=	0, R4 =	0,	, R5 =	0, R6	= 0, R7 =	0
R8 =	0, R9 =		0, R10 =	0, R1	1 =	0, R12 =	0,	, R13 =	0, R14	= 0, R15 =	0
R16 =	0, R17 =	=	0, R18 =	0, R1	9 =	0, R20 =	0,	, R21 =	0, R22	= 0, R23 =	0
R24 =	0. R25 =		0. R26 =	0. R2	7 =	0. R28 =	0.	R29 =	128. R30	= 0. R31 =	0

Instruc	tion set	Op code	rs	rt	immediate
Instr lo	cation	[31:26]	[25:21]	[20:16]	[15:0]
addi \$a0,zero,4		001000(8)	00000	00100	000000000000100

Description:

PC = 4

PC =	4									
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	: 0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	: 0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Registers										
RO =	0, R1 =	0, R2 =	0,	R3 =	0, R4 =	0,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9 =	0, R10 =	0,	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	0, R17 =	0, R18 =	0,	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0, R25 =	0, R26 =	0,	R27 =	0, R28 =	0,	R29 =	128, R30 =	0, R31 =	0

Instruc	tion set	Op code	rs	rt	immediate
Instr lo	cation	[31:26]	[25:21]	[20:16]	[15:0]
addi	\$t1, zero, 1	001000(8)	00000	01001	000000000000001

Description:

t1 = zero+1 = 1

PC = 8

PC =	8									
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Registers										
R0 =	0, R1 =	0, R2 =	0,	R3 =	0, R4 =	4,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9 =	0, R10 =	0,	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	0, R17 =	0, R18 =	0,	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0, R25 =	0, R26 =	0,	R27 =	0, R28 =	0,	R29 =	128, R30 =	0, R31 =	0

Instruction set	Op code	Address
Instr location	[31:26]	[25:0]
jal fib	000011(3)	000000000000000000000000000000000000000

Description:

Reg[31] = PC+4 = 16

PC = 12 (pcnext = 5*4 = 20)

PC =	12										
Data Memory =	:	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =		0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =		0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =		0,	0,	0,	0,	0,	0,	0,	0		
Registers											
R0 =	0, R1 =		0, R2 =	0,	R3 =	0, R4 =		4, R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9 =		1, R10 =	0,	R11 =	0, R12 :	=	0, R13 =	0, R14 =	0, R15 =	0
R16 =	0, R17 :	=	0, R18 =	0,	R19 =	0, R20 :	=	0, R21 =	0, R22 =	0, R23 =	0
R24 =	0, R25 =	=	0, R26 =	0,	R27 =	0, R28 :	=	0, R29 =	128, R30 =	0, R31 =	0

Instruction set	Op code	rs	rt	immediate
Instr location	[31:26]	[25:21]	[20:16]	[15:0]
addi \$sp,\$sp,-12	001000(8)	11101	11101	111111111110100

Description:

PC =	20										
Data Memo	ry =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memo	ry =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memo	ry =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memo	ry =	0,	0,	0,	0,	0,	0,	0,	0		
Registers											
RO =	0, R	1 =	0, R2 =	0,	R3 =	0, R4 =	4,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R	9 =	1, R10 =	0,	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	0, R	17 =	0, R18 =	0,	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0, R	25 =	0, R26 =	0,	R27 =	0, R28 =	0,	R29 =	128, R30 =	0, R31 =	16

Instruction set	Op code	rs	rt	immediate
Instr location	[31:26]	[25:21]	[20:16]	[15:0]
sw \$ra,\$sp,0	101011(43)	11101	11111	00000000000000

Description:

$$Mem[Rs+imm] = Mem[116] = Reg[rt] = Reg[31] = 16$$
 (ra = Reg[31])

PC = 24

PC =	24									
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Registers										
RO =	0, R1 =	0, R2 =	0,	R3 =	0, R4 =	4,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9 =	1, R10 =	0,	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	0, R17 =	0, R18 =	0,	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0, R25 =	0, R26 =	0,	R27 =	0, R28 =	0,	R29 =	116, R30 =	0, R31 =	16

Ins	struction set	Op code	rs	rt	immediate
Ins	str location	[31:26]	[25:21]	[20:16]	[15:0]
SW	\$s0,\$sp,4	101011(43)	11101	10000	000000000000100

Description:

$$Mem[Rs+imm] = Mem[120] = Reg[rt] = Reg[16] = 0$$
 (s0 = Reg[16])

PC = 28

P	C =	28										
D	ata Memory	=	0,	0,	0,	0,	0,	0,	0,	0		
D	ata Memory	=	0,	0,	0,	0,	0,	0,	0,	0		
D	ata Memory	=	0,	0,	0,	0,	0,	0,	0,	0		
D	ata Memory	=	0,	0,	0,	0,	0,	16,	0,	0		
R	egisters											
R	0 =	0, R	1 =	0, R2 =	0, F	R3 =	0, R4 =	4,	R5 =	0, R6 =	0, R7 =	0
R	8 =	0, R	9 =	1, R10 =	0, F	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R	16 =	0, R	17 =	0, R18 =	0, F	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R	24 =	0, R	25 =	0, R26 =	0, F	R27 =	0, R28 =	0,	R29 =	116, R30 =	0, R31 =	16

Instruction set	Op code	rs	rt	immediate
Instr location	[31:26]	[25:21]	[20:16]	[15:0]
sw \$s1,\$sp,8	101011(43)	11101	10001	000000000001000

Description:

Mem[Rs+imm] = Mem[124] = Reg[rt] = Reg[17] = 0 (s1 = Reg[17]) PC = 32

PC =	32										
Data Memory	=	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory	=	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory	=	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory	=	0,	0,	0,	0,	0,	16,	0,	0		
Registers											
RO =	0, R1	=	0, R2 =	0,	R3 =	0, R4 =	4,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9	=	1, R10 =	0,	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	0, R1	7 =	0, R18 =	0,	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0, R2	15 =	0, R26 =	0,	R27 =	0, R28 =	0,	R29 =	116, R30 =	0, R31 =	16

Instru	uction set	Op code	rs	rt	rd	shamt	funct
Instr	location	[31:26]	[25:21]	[20:16]	[15:11]	[10:6]	[5:0]
add	\$s0,\$a0,zero	000000(0)	00100	00000	10000	00000	100000(32)

Description:

s0 = Reg[16] = a0+zero = Reg[4]+Reg[0] = 4

PC = 36

PC =	36									
Data Memory	= 0,	0,	0,	0,	0,	0,	0,	0		
Data Memory	= 0,	0,	0,	0,	0,	0,	0,	0		
Data Memory	= 0,	0,	0,	0,	0,	0,	0,	0		
Data Memory	= 0,	0,	0,	0,	0,	16,	0,	0		
Registers										
RO =	0, R1 =	0, R2 =	0,	R3 =	0, R4 =	4,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9 =	1, R10 =	0,	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	0, R17 =	0, R18 =	0,	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0, R25 =	0, R26 =	0,	R27 =	0, R28 =	0,	R29 =	116, R30 =	0, R31 =	16

Instruction set	Op code	rs	rt	immediate
Instr location	[31:26]	[25:21]	[20:16]	[15:0]
beq \$s0, zero, re1	000100(4)	10000	00000	000000000001100(12)

Description:

If s0(Reg[16]) == 0, branch to re1. Now s0 == 4 => sequential PC = 40

PC =	40									
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	16,	0,	0		
Registers										
RO =	0, R1 =	0, R2 =	0,	R3 =	0, R4 =	4,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9 =	1, R10 =	0,	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	4, R17 =	0, R18 =	0,	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0, R25 =	0, R26 =	0,	R27 =	0, R28 =	0,	R29 =	116, R30 =	0, R31 =	16

Instruction set	Op code	rs rt		immediate	
Instr location	[31:26]	[25:21]	[20:16]	[15:0]	
beq \$s0, \$t1, re1	000100(4)	10000	01001	000000000001100(12)	

If s0(Reg[16]) == t1(Reg[9]), branch to re1. Now s0 != t1 => sequential PC = 44

PC =	44										
Data Memor	y =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memor	y =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memor	y =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memor	y =	0,	0,	0,	0,	0,	16,	0,	0		
Registers											
RO =	0, R1	=	0, R2 =	0,	R3 =	0, R4 =	4,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9) =	1, R10 =	0,	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	4, R1	7 =	0, R18 =	0,	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0. R2	25 =	0. R26 =	0.	R27 =	0. R28 =	0.	R29 =	116. R30 =	0. R31 =	16

Instruction set	Op code	rs	rt	immediate		
Instr location	[31:26]	[25:21] [20:16]		[15:0]		
addi \$a0,\$s0,-1	001000(8)	10000	00100	111111111111111		

Description:

Data Memory =	0,	0,	0, 0,	0,	16, 0,	0		
Registers								
R0 =	0, R1 =	0, R2 =	0, R3 =	0, R4 =	4, R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9 =	1, R10 =	0, R11 =	0, R12 =	0, R13 =	0, R14 =	0, R15 =	0
R16 =	4, R17 =	0, R18 =	0, R19 =	0, R20 =	0, R21 =	0, R22 =	0, R23 =	0
R24 =	0, R25 =	0, R26 =	0, R27 =	0, R28 =	0, R29 =	116, R30 =	0, R31 =	16
R24 =	0, R25 =	0, R26 =	0, R27 =	0, R28 =	0, R29 =	116, R30 =	0, R31 =	16

Instruction set	Op code	Address
Instr location	[31:26]	[25:0]
jal fib	000011(3)	00000000000000000000000101(5)

Description:

$$Reg[31] = PC+4 = 56$$

PC =	52									
Data Memory	y = 0,	0,	0,	0,	0,	0,	0,	0		
Data Memory	y = 0,	0,	0,	0,	0,	0,	0,	0		
Data Memory	y = 0,	0,	0,	0,	0,	0,	0,	0		
Data Memory	y = 0,	0,	0,	0,	0,	16,	0,	0		
Registers										
R0 =	0, R1 =	0, R2 =	0,	R3 =	0, R4 =	3,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9 =	1, R10 =	0,	R11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	4, R17 =	0, R18 =	0,	R19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0, R25 =	0, R26 =	0,	R27 =	0, R28 =	0,	R29 =	116, R30 =	0, R31 =	16

礙於篇幅,中間過程就不詳細追蹤,直接看 final 結果:

PC = 12	20									
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	0,	0,	0,	0		
Data Memory =	0,	0,	0,	0,	68,	2,	1,	68		
Data Memory =	2,	1,	68,	4,	3,	16,	0,	0		
Registers										
RO =	0, R1 =	0, R2 =	5, R	3 =	0, R4 =	0,	R5 =	0, R6 =	0, R7 =	0
R8 =	0, R9 =	1, R10 =	0, R	11 =	0, R12 =	0,	R13 =	0, R14 =	0, R15 =	0
R16 =	0, R17 =	0, R18 =	0, R	19 =	0, R20 =	0,	R21 =	0, R22 =	0, R23 =	0
R24 =	0, R25 =	0, R26 =	0, R	27 =	0, R28 =	0,	R29 =	128, R30 =	0, R31 =	16

r2=2

波形圖也顯示當 PC 到 120 之後 r2 都是 2:



Problems you met and solutions:

1. j、jal、jr 不知道要如何設計

雖然助教有提供參考設計圖,不過上面沒有列出 jal 改變 Reg[31]及 jr 改變 PC 的部分,所以我另外加了多工器或輸入進去,整個 module 就比較完整了。

2. 控制訊號寫錯

這次又與上次犯同樣的錯,但有鑑於上次的經驗,檢查接線都沒問題之後,就確定 應該是控制訊號寫錯,改回來就好了。

Summary:

雖然這次只是修改上一次 Lab 的內容,但是因為控制訊號變多,模組設計變複雜,建模組的過程中仍然遇到不少問題,當我把所有的控制訊號整理成表格之後,就很好設計所有控制訊號。感覺這次 Lab 讓我更了解 single cycle MIPS CPU 的 jump、load、store 等指令的運作流程。希望以後可以更快發現問題並解決問題,我也希望可以出多一點作業複習上課內容並增進寫 verilog 程式的能力。