

Control inputs : St

Control signal : $Shr, Done, L, E, SL, EC$

0 \rightarrow no shft

1 \rightarrow Shft $A[0]$
to $B[9]$

clock : CLK

Data in = BCD


0 \rightarrow Load BCD

1 \rightarrow Load 經過處理好的 A

Data out = Binary Status signal = $c9$

Traditional Design Methodology

Traditional design methodology:




— Data path:

- hardware that actually performs the data processing.
- For microprocessor: the arithmetic and logic unit (ALU)

— Controller:

- sends **control signals** or commands to the data path.
- can obtain feedback, **status signals**, from the data path.
- Many modifications can be made here.


4-5




A			B			Do
1000	0101	0111	000000000000			load A, B=0
0100	0010	1011	100000000000			Shr
		1000				Cor
0010	0001	0100	010000000000			Shr
0001	0000	1010	001000000000			Shr
		0111				Cor
0000	1000	0011	100100000000			Shr
	0101					Cor
0000	0010	1001	110010000000			Shr
		0110				Cor
0000	0001	0011	011001000000			Shr
0000	0000	1001	101100100000			Shr
		0110				Cor
0000	0000	0011	010110010000			Shr
0000	0000	0001	101011001000			Shr
0000	0000	0000	110101100001			Shr

Block diagram



● Input
● Output




BCD shift reg




Binary shift reg



State graph



Block diagram



State graph

