


Chapter 1


Review of Logic Design Fundamentals

J.J. Shann

1



Sections	Exercises
§1-1	1.5
§1-2	1.4
§1-3	1.1, 1.2
§1-5	1.3, 1.6, 1.9, 1.10
§1-6	1.7, 1.8
§1-7	1.29~1.32
§1-8	1.11, 1.12, 1.28
§1 - 9	1.20
§1 - 10	1.13~1.19, 1.21~1.23, 1.25~1.27
§1-11	1.24





Basic Gates

AND gate:

$$C = A AND B = A \cdot B = AB$$

$$A \longrightarrow B$$


OR gate:

$$C = A OR B = A + B$$

$$A \longrightarrow C$$

■ NOT gate or Inverter:

$$C = NOT A = A'$$



XOR gate:

$$C = A XOR B = AB' + A'B = A \oplus B$$




J.J. Shann 1-5

-5



Example: Full Adder



(a) Full adder module

X	Y	C_{in}	C_{out}	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

(b) Truth table

J.J. Shann 1-6



Canonical Forms

- Derive directly from a Boolean function's truth table
 - Generally are not the simplest form (can be minimized)
- Two canonical forms:
 - _ Sum of minterms
 - Product of maxterms

J.J. Shann 1-7

-7



Sum of Minterms

Sum of minterms:

$$-E.g.: C_{out} = X'YC_{in} + XY'C_{in} + XYC_{in}' + XYC_{in}$$

• Minterm expansions can be written in mnotation or decimal notation:

- E.g.: Sum =
$$m_1 + m_2 + m_4 + m_7 = \sum m(1,2,4,7)$$

 $C_{out} = m_3 + m_5 + m_6 + m_7 = \sum m(3,5,6,7)$



Product of Maxterms

Product of maxterms

 Maxterm expansion in M-notation or decimal notation:

$$- E.g.: C_{out} = M_0 \cdot M_1 \cdot M_2 \cdot M_4 = \Pi M(0, 1, 2, 4)$$

J.J. Shann 1-9

-9



Standard Forms

- Two standard forms:
 - **Sum of Products (AND terms)**
 - Product of Sums (OR terms)



Boolean Algebra and Algebraic Simplification

J.J. Shann

-11



Laws and Theorems of Boolean Algebra (1/4)

Operations with 0 and 1:

$$X + 0 = X$$

$$X \bullet 1 = X$$

$$X + 1 = 1$$

$$X \bullet 0 = 0$$

Idempotent laws

$$X + X = X$$

$$X \bullet X = X$$

• Involution law:

$$(X')' = X$$

• Laws of complementarity:

$$X + X' = 1$$

$$X \bullet X' = 0$$



Laws and Theorems of Boolean Algebra (2/4)

■ Commutative laws:

$$X + Y = Y + X \qquad XY = YX$$

Associative laws:

$$(X + Y) + Z = X + (Y + Z) = X + Y + Z$$

 $(XY)Z = X(YZ) = XYZ$

■ Distributive laws:

$$X(Y + Z) = XY + XZ$$
$$X + YZ = (X + Y)(X + Z)$$

J.J. Shann 1-13

13



Laws and Theorems of Boolean Algebra (3/4)

Simplification theorems:

$$X Y + X Y' = X$$
 $(X + Y) (X + Y') = X$
 $X + XY = X$ $X (X + Y) = X$
 $(X + Y') Y = XY$ $XY' + Y = X + Y$

■ DeMorgan's laws:

$$(X + Y + Z + ...)' = X'Y'Z' ...$$

 $(X Y Z ...)' = X' + Y' + Z' + ...$
 $[f(X_1, X_2, ... X_n, 0, 1, +, \bullet)]'$
 $= f(X_1', X_2', ... X_n', 1, 0, \bullet, +)$

* Add parenthesis to ensure proper order of operations.



DeMorgan's Law

(X + Y + Z + ...)' = X'Y'Z' ...(X Y Z ...)' = X' + Y' + Z' + ...

- DeMorgan's Law:
 - Complement all the terms in the expression:
 - > Replace each variable by its complement.
 - > Switch 1 with 0 and 0 with 1.
 - > Change all ANDs to ORs and all ORs to ANDs.
 - Add parenthesis to ensure proper order of operations.
 - > If AND is performed before OR in F, then parenthesis may be required to ensure that OR is performed before AND in F'.

J.J. Shann 1-15

-15



Laws and Theorems of Boolean Algebra (4/4)

Duality:

$$\begin{split} &(X+Y+Z+\dots)^D = X \ Y \ Z \ \dots \\ &(X \ Y \ Z \dots)^D = X + Y + Z + \dots \\ &[f(X_1, X_2, \dots X_n, 0, 1, +, \bullet)]^D \\ &= f(X_1, X_2, \dots X_n, 1, 0, \bullet, +) \end{split}$$

■ Theorem for multiplying out and factoring:

$$(X + Y) (X' + Z) = X Z + X' Y$$

 $XY + X'Z = (X + Z) (X' + Y)$

■ Consensus theorem:

$$XY + YZ + X'Z = XY + X'Z$$

 $(X + Y)(Y + Z)(X' + Z) = (X + Y)(X' + Z)_{J.J. Shann 1-16}$



Algebraic Simplification

- Four ways of simplifying a logic expression:
 - Combining terms: XY + XY' = X
 - Eliminating (redundant) terms:
 - i. X + XY = X
 - ii. XY + X'Z + YZ = XY + X'Z (consensus theorem)
 - Eliminating (redundant) literals:

$$X + X'Y = X + Y$$

- Adding redundant terms:
 - i. adding XX'
 - ii. multiplying by (X + X')
 - iii. applying consensus theorem XY + X'Z = XY + X'Z + YZ

J.J. Shann 1-17

-17



1-3

Karnaugh Maps

J.J. Shann



Karnaugh Maps

- (K-maps) provide a convenient way to simplify logic functions of three to four variables.
- For a five-variable function, two four-variable Karnaugh maps can be used to simplify the function.


J.J. Shann 1-19

-19



Example: 4-Variable K-map

• 4 variable K-map: F(A, B, C, D)



J.J. Shann 1-20

20



- Procedure to obtain a minimum sum of products from a Karnaugh map:
 - 1. Choose a minterm (a 1) that has not yet been covered.
 - 2. Find all 1s and Xs adjacent to that minterm. ⇒ Prime implicant
 - 3. If a single term covers the minterm and all the adjacent 1s and Xs, then that term is an essential prime implicant, so select that term.
 - 4. Repeat steps 1, 2, and 3 until all essential prime implicants have been chosen.
 - 5. Find a minimum set of prime implicants that cover the remaining 1s on the map.

J.J. Shann 1-21

21



K-Map with Map-Entered Variables

- For a function has more than 5 variables, Karnaugh map using *map-entered variables* can be used for simplification.
 - *Map-entered variable*: A variable P_i is placed in square m_i of a map of function F
 - \Rightarrow F = 1 when $P_i = 1$ and the variables are chosen so that $m_j = 1$



Example: 6-Input Function

- Consider a truth table w/ six input variables and one output variable:
 - Only certain rows of the truth table have been specified: partial truth table
 - The input combinations not specified in the truth table result in an output of 0.

Α	В	C	D	E	F	G
0	0	0	0	X	X	1
0	0	0	1	X	X	X
0	0	1	0	X	X	1
0	0	1	1	X	X	1
0	1	0	1	1	X	1
0	1	1	1	1	X	1
1	0	0	1	X	1	1
1	0	1	0	X	X	X
1	0	1	1	X	X	1
1	1	0	1	X	X	X
1	1	1	1	X	X	1

G(A, B, C, D, E, F)
=
$$m_0 + m_2 + m_3 + Em_5 + Em_7 + Fm_9$$

+ $m_{11} + m_{15} + d_1 + d_{10} + d_{13}$

J.J. Shann 1-23

23




G(A, B, C, D, E, F)
=
$$m_0 + m_2 + m_3 + Em_5 + Em_7 + Fm_9$$

+ $m_{11} + m_{15} + d_1 + d_{10} + d_{13}$

■ Since E and F are the input variables w/ the greatest # of don't cares (X), a Karnaugh map can be formed w/ A, B, C, D, and the remaining two variables can be entered inside.

Α	В	C	D	E	F	G
0 0 0 0 0 0	0	0	0	Х	Χ	1 X
0	0	0	1	X	X	X
0	0	1	0	X X X	X	1
0	0	1	1	X	X X X X X X X X X X	
0	1	0	1	1 1 X X X X	X	1
0	1	1	1	1	X	1
1	0	0	1	X	1	1
1	0	1	0	X	X	1 X 1 X
1	0	1	1	X	X	1
1	1	0	1	X	X	X
1	1	1	1	X	X	1





Simplification Using Map-Entered Variables

- General method of simplifying a K-map w/map-entered variables P_i s:
 - Given a map with variables P_1, P_2, \ldots entered into some of the squares, the (minimum) sum-of-products form of F:

$$F = MS_0 + P_1MS_1 + P_2MS_2 + ...$$

- > MS_0 : the minimum sum obtained by setting $P_i = 0$ (i = 1, 2, ...)
- > MS_i : the minimum sum obtained by setting $P_i = 1$, $P_j = 0$, and replacing all 1s on the map with don't cares. (i = 1, 2, ...) $(j \neq i)$

J.J. Shann 1-26

26



- The resulting expression for F will always be a correct representation of F.
- This expression will be a minimum sum provided that the values of the map-entered variables can be assigned independently.
- On the other hand, the expression will not generally be a minimum sum if the variables are not independent (e.g., if $P_1 = P_2'$).




Example

 Simplify the following function, G, by using K-map with map-entered variables:


$$G(A, B, C, D, E, F)$$

$$= m_0 + m_2 + m_3 + m_{11} + m_{15} + Em_5 + Em_7 + Fm_9 + d_1 + d_{10} + d_{13}$$




J.J. Shann 1-28

28



29



Exercise of §1-3



For the following function, find the minimum sum of products using 4-variable maps with map-entered variables. In the following function, m_i represents a minterm of variables A, B, C, and D.

$$Z(A, B, C, D, E, F, G)$$

$$= \sum m(2, 5, 6, 9) + \sum d(1, 3, 4, 13, 14) + E(m_{11} + m_{12}) + F(m_{10}) + G(m_0)$$





Designing with NAND and NOR Gates

J.J. Shann

-32




Designing with NOR Gates

Design a circuit of NOR gates:

- Get a product-of-sums (*PoS*) representation of the function. (2-level OR-AND ckt)
- Find a circuit of OR and AND gates that has an AND gate at the output.
- If AND gate output doesn't drive an AND gate input and an OR gate output doesn't connect to an OR gate input, conversion is done by replacing all gates with NOR gates and complementing inputs if needed.

J.J. Shann 1-33



Designing with NAND Gates

Conversion to a circuit of NAND gates:

$$\begin{array}{ccc}
A & & \\
B & & \\
\end{array}$$

$$\begin{array}{ccc}
C & \equiv & A & - \\
B & - & \\
\end{array}$$

- Starting point is sum-of-products (SoP). (2-level AND-OR ckt)
- Output gate of the AND-OR circuit should be an OR gate.





Hazards in Combinational Circuits

- When the input to a combinational circuit changes, unwanted *switching transients* may appear in the output.
 - These transients occur when different *paths* from input to output have different propagation delays.
- Three types of hazards in combinational ckts:
 - _ Static 1-hazard
 - _ Static 0-hazard
 - _ Dynamic hazard

J.J. Shann 1-37



Static 1-hazard:



- In response to an input change and for some combination of propagation delays, a circuit output may momentarily go to 0 when it should remain a constant 1.
- Static 0-hazard: ____
 - if the output may momentarily go to 1 when it should remain a 0.
- Dynamic hazard: ______ or _____
 - when the output is supposed to change from 0 to 1 (or 1 to 0), and the output may change three or more times.


J.J. Shann 1-38

-38



Examples: Static Hazards

■ E.g.: A simple circuit w/ static 1-hazard:



■ E.g.: A simple circuit w/ static 0-hazard:





Static 1-Hazard

- Static 1-hazard:
 - occurs in a sum-of-product implementation when two minterms differing by only one input variable are not covered by the same product term.
 - E.g.: (next page)


J.J. Shann 1-40


-40



Example: Static 1-Hazard


Circuit with 1-hazard:





• Timing chart: A = 1, C = 1

* Assumption: propagation delay of each gate = 10 ns





Identification of Static Hazards


- Identifying static hazards in a given circuit:
 - Static-1 hazards:
 - Write an expression for the output in terms of the inputs exactly as it is implemented in the circuit & manipulate it to a *sum-of-products* form, treating x_i and x_i' as independent variables.
 - > An Karnaugh map can be constructed, and all implicants corresponding to each term can be circled.
 - > If any pair of adjacent 1's is not covered by a single term, a static 1-hazard can occur.

— Static-0 hazards:

Can be identified by writing a product-of-sums expression for the circuit.

J.J. Shann 1-42


42





Design of Hazard-Free Combinational Circuits

- Hazard-free: no static and dynamic hazards
- Method 1: *minterms* (1's)



- Find a *sum-of-products* (*SoP*) expression (F^i) for the output in which every pair of adjacent 1s is covered by a 1-term, i.e., an AND-term.
 - > The sum of all prime implicants will always satisfy this condition.
 - A two-level AND-OR circuit based on this F^t will be free of 1-, 0-, and dynamic hazards.
- If a different form of circuit is desired, manipulate F^t to the desired form by using simple *factoring*, DeMorgan's law, and so on. Treat each X_i and X_i' as independent variable to prevent introduction of hazards.

44



- Method 2: *maxterms* (0's)
 - Find a *product-of-sums* (PoS) expression (F^t) for the output in which every pair of adjacent 0s is covered by a 0-term, i.e., an OR-term.
 - > A two-level OR-AND circuit based on this F^t will be free of 1-, 0-, and dynamic hazards.
 - If a different form of circuit is desired, manipulate F^t to the desired form by using simple factoring, DeMorgan's law, and so on. Treat each X_i and X_i' as independent variable to prevent introduction of hazards.

J.J. Shann 1-45




Exercise of §1-5



For the circuit given below,


- (a) Find all of the static 1-hazards in the circuit.
- (b) Indicate which changes are necessary to eliminate the hazards, and derive the revised equation of F.





J.J. Shann 1-46

-46





Flip-Flops and Latches

- Commonly-used storage devices for sequential circuits:
 - Flip-flops: for synchronous sequential circuits
 - Latches: for asynchronous sequential circuits


J.J. Shann 1-48

48



Latches


- Some types of latches:
 - _ S-R latch



S	R	Q	Q^+
0	0	0	0
0 0 0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	-
1	1	1	_

J.J. Shann 1-49


49





=50





- Types of flip-flops:
 - Delay (D) flip-flops, J-K flip-flops, Toggle (T) flip-flops
- Clocked D Flip-Flop: Q⁺ = D













Mealy Sequential Circuit

- Mealy sequential circuit:
 - Outputs depend only on
 both the present state and the present inputs.

Combinationa

- The normal sequence of events:
 - 1. The X inputs change to a new value.
 - 2. After a delay, the corresponding Z outputs and next state appear at the output of the combinational circuit.
 - 3. The next state is clocked into the state register and the state changes.
 - 4. The new state feeds back into the combinational ckt, and the process is repeated.

J.J. Shann 1-56

-56



Moore Sequential Circuit

- Moore sequential circuit:
 - Outputs depend only on the present state.
 - The outputs are associated entirely to the state.
 - \Rightarrow No outputs occur during the transition.
 - ⇒ Cannot respond to an input until the active edge of the clock occurs; this is in contrast to a Mealy circuit.
 - Pros: easier to design and debug than Mealy machines
 - Cons: often contain more states than equivalent
 Mealy machines

J.J. Shann 1-57



Sequential Circuit Design

- Steps required to design a sequential circuit:
 - 1. (Specification) Determine the required relationship b/t the input and output sequences.
 - 2. (Formulation) Find a *state graph* and *state table*.
 - 3. Reduce the table to a minimum number of states.
 - 4. If the reduced table has m states $(2^{n-1} < m \le 2^n)$, n flipflops are needed at least. Use either the *encoded state* assignment technique or the one-hot assignment technique.
 - 5. Form the *transition table*.
 - 6. Plot next-state maps and input maps for each flip-flop and derive the *flip-flop input equations*. Derive the *output* functions.
 - 7. Realize the flip-flop input equations and the output equations using the available logic gates.
 - 8. Check design.

J.J. Shann 1-58

-58

Example: BCD to Excess-3 Code

Converter

Input

BCD-to-excess-3 code converter (Mealy machine)


Output

- Problem description:
 - converts an 8-4-2-1 binary-coded-decimal (BCD) digit to an excess-3-coded decimal digit.

— Design a *Mealy-type* serial code converter that

- The input (X) will arrive serially w/ the least significant bit first.
- The outputs will be generated serially as well.
- After receiving four inputs, the circuit should reset to its initial state, ready to receive another BCD digit.

J.J. Shann 1-61



The table of the desired inputs and outputs at times t_0 , t_1 , t_2 , and t_3 : Z Output (excess -3) X Input (BCD) t_1 t_0 * At t_0 , add 1 to the LSB: \Rightarrow If X = 0, Z = 1 (no carry) If X = 1, Z = 0 (carry = 1) J.J. Shann 1-63



— The table of the desired inputs and outputs at times t_0 , t_1 , t_2 , and t_3 :

X Input (BCD)				Z Output (excess -3)			
t_3	t_2	t_1	t_{0}	t_3	t_2	t_1	t_{0}
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

* At t_1 , add 1 to the next bit: If no carry from the 1st addition

X = 1, Z = 0 (carry = 1)

$$\Rightarrow X = 0, Z = 1$$
 (no carry)

If there is a carry

$$\Rightarrow X = 0, Z = 0 \text{ (carry } = 1)$$

$$X = 1, Z = 1 \text{ (carry = 1)}$$

J.J. Shann 1-64

-64



The table of the desired inputs and outputs at times t_0 , t_1 , t_2 , and t_3 :

X Input (BCD)				Z Output (excess -3			
t ₃	t_2	t_1	t_{0}	t ₃	t_2	t_1	t_0
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

At t_2 , add 0 to X:

If no carry from the 2nd addition

$$\Rightarrow X = 0, Z = 0$$
 (no carry)


$$X=1, Z=1$$
 (no carry)

If there is a carry

$$\Rightarrow X = 0, Z = 1$$
 (no carry)


$$X = 1, Z = 0 \text{ (carry } = 1)$$


J.J. Shann 1-65





J.J. Shann 1-66

-66























A. Timing Parameters of Flip-Flops

- Propagation delay: Clock-to-Q delay
 - small amount of time that elapses from the time the clock changes to the time the Q output changes.

■ **Setup time** (t_{su}):

amount of time the D input is stable
 before the active edge of the clock.




• Hold time (t_h) :

amount of time the D input is stableafter the active edge of the clock.

J.J. Shann 1-74

-74





B. Timing Conditions for Proper Operation


- Maximum clock frequency for a sequential circuit:
 - *Clock period* must be long enough.
 - Propagation delays and setup and hold times create complications in timing.
- Static timing analysis (STA):
 - is a method of validating the timing performance of a design by checking all possible paths for timing violations under worst-case conditions

J.J. Shann 1-76

-76





Timing Paths



- 4 types of timing paths in a synchronous digital system:
 - i. **Primary input to register paths**: input to flip-flop
 - ii. *Primary Input to primary output paths*: *input to output* (no flip-flop)
 - iii. Register to register paths: flip-flop to flip-flop
 - iv. Register to primary output paths: flip-flop to output

J.J. Shann 1-77








(a) Timing Rules for *Flip-Flop* to *Flip-Flop* Paths

Timing rules for flip-flop to flip-flop paths:



- 1. **Setup time rule** for flip-flop to flip-flop path: Clock period should be long enough to satisfy flip-flop setup time.
- 2. *Hold-time rule* for flip-flop to flip-flop path: Minimum circuit delays should be long enough to satisfy flip-flop hold time.


J.J. Shann 1-80

80




Rule #1: Setup time rule for flip-flop to flip-flop path


■ *Clock period* should be long enough to satisfy flip-flop setup time: $t_{ck} \ge t_{pmax} + t_{cmax} + t_{su}$





- Setup time margin: $t_{ck} (t_{pmax} + t_{cmax} + t_{su})$
- Correction of a setup time violation: changing the clock frequency of the circuit

J.J. Shann 1-81












(b) Timing Rules for *Input* to *Flip-Flop* Paths

Timing rules for input to flip-flop paths:



- 3. **Setup time rule** for input to flip-flop path: External input changes to the circuit should satisfy flip-flop setup time.
- 4. *Hold-time rule* for input to flip-flop path: External input changes to the circuit should satisfy flip-flop hold times.


J.J. Shann 1-86


-86




Rule #3: Setup time rule for input to flip-flop path


- External input changes to the circuit should satisfy flip-flop setup time: $t_x \ge t_{cxmax} + t_{su}$
 - $-t_x$: X changes at time t_x before the active edge of the clock x







J.J. Shann 1-87









0





9~11 FFcComb Example (p.38)FFbDb Qb Assumptions of the min/max delays: – CLK-to-Q for flip-flop A: 7 ns/9 ns – CLK-to-Q for flip-flop B: 8 ns/10 ns CLK-to-Q for flip-flop C: 9 ns/11 ns Setup time for flip-flops: 2 ns – Hold time for flip-flops: 1 ns Combinational logic: 3 ns/4 ns • Compute the max delays for all timing paths in this circuit and determine the maximum clock frequency allowed in this circuit. J.J. Shann 1-93



Delay for path from flip-flop A to B:

$$t_{clk-to-Q(A)} + t_{su(B)} = 9 + 2 = 11 \text{ ns}$$

Delay for path from flip-flop A to C:

$$t_{\text{clk-to-Q(A)}} + t_{\text{comb}} + t_{\text{su(C)}} = 9 + 4 + 2 = 15 \text{ ns}$$

Delay for path from flip-flop B to C:

$$t_{\text{clk-to-Q(B)}} + t_{\text{comb}} + t_{\text{su(C)}} = 10 + 4 + 2 = 16 \text{ ns}$$

Delay for path from input to flip-flop A:

$$t_{su(A)} = 2 \text{ ns}$$


Delay for path from flip-flop C to output:


$$t_{clk\text{-to-Q(C)}} = 11 \text{ ns}$$

- Min clock period: \Rightarrow 16 ns
- Max clock frequency:
 - -1/16 ns = 62.5 MHz

J.J. Shann 1-94

-94





- (a) What is the max clock frequency that this circuit can be safely clocked at?
- (b) What is the latest time before the rising clock edge (t_x) that input A can safely change?
- (c) What is the earliest time after the rising clock edge (t_v) that input A can safely change?

J.J. Shann 1-96

-96




C. Times Conditions for Ckts with Clock Skew

- Sync design vs. async design:
 - Sync circuits are more reliable than async circuits.
 - Sync design philosophy makes design and debugging easier as compared with async.

 - Async designs can reduce power consumption, but it is very difficult to get timing issues under control.
 - ⇒ Despite of their high power consumption, designers favor synchronous designs

J.J. Shann 1-98






- is built from several modules or devices
 - > All the seq devices are *synchronized* w.r.t. the same clock.
- Control section: controller
 - > a seq machine that generates control signals to control the op of the data section
- _ **Data section**: architecture, **data path**
 - » May generate status signals that affect the control sequence

J.J. Shann 1-99

-99




- The absolute time difference in clock signal arrival b/t two points in the *clock network*.
- _ Causes:
 - > The clock edge might arrive at two flip-flops at different times due to unequal wire delay.
 - Unequal amounts of combinational circuitry are used in the clock path to different devices
- Categories:
 - > Positive skew
 - > Negative shew

J.J. Shann 1-100



Positive Skew

■ Positive skew:



- The *capturing flip-flop* gets the clock delayed w/reference to the *launching flip-flop*.
- * Positive skew is good for *setup time*, but it is bad for *hold time*.


J.J. Shann 1-101

-101




Negative Skew


Negative skew:




- The *launching flip-flop* gets the clock delayed w/ reference to the *capturing flip-flop*.
- * Negative skew is good for *hold time*, but it is bad for *setup time*.

J.J. Shann 1-102








105





Assumptions of the min/max delays:



- (a) If skew for the 2nd flip-flop is 3 ns, what is the max clock frequency? Compare it with the clock frequency if no skew is present.
- (b) What is the biggest skew that the circuit can take while meeting the hold-time constraint for this circuit?


J.J. Shann 1-107







Example: Negative skew (p.43)



- (a) If skew for the 1st flip-flop is 3 ns, what is the max clock frequency? Compare it with the clock frequency if no skew is present.
- (b) What is the biggest skew that the circuit can take while meeting the hold-time constraint for this circuit?

J.J. Shann 1-110

-110



(a) Max clock frequency:

$$t_{ck} = t_{pmax} + t_{cmax} + t_{skew} + t_{su}$$

= 9 ns + 6 ns + 3 ns + 5 ns
= 23 ns

$$f_{max} = 1/23 \text{ ns} = 43.47 \text{ MHz}$$

ii. without clock skew (p.39)

$$f_{max} = 1/20 \text{ ns} = 50 \text{ MHz}$$

(b) The biggest skew:

$$t_{pmin} + t_{cmin} \ge t_h - t_{skew} \Rightarrow 7 \text{ ns} + 4 \text{ ns} + t_{skew} \ge 2 \text{ ns}$$

 $\Rightarrow t_{skew} \ge -9 \text{ ns}$

⇒ There will be no hold-time violation!

J.J. Shann 1-111




D. Glitches in Sequential Circuits


- Glitch: temporary false value appeared at the outputs and next states of a seq ckt
 - Cause: seq ckts often have *external inputs* that are *asynchronous*


J.J. Shann 1-112


-112





=113
















Tristate Logic and Busses

- Tristate buffers:
 - gates with a *high-impedance state* (*hi-Z*) in addition to high and low logic states.
 - The high-impedance state is equivalent to an open circuit.
- Use tristate buffers when connecting multiple gate outputs to the same wire or channel.
- Can be used to aid in data transfers b/t registers.
- Tristate buffers are either inverting or non-inverting.

J.J. Shann 1-123

123



Tristate Buffers


4 kinds of Tristate buffers:

J.J. Shann 1-124



Example: Data Transfer Using Tristate Bus

- Only one group of buffers is enabled at a time.
 - -Enb = Ldc = 1: The data in register B will be copied into register C when the active edge of the clock occurs.
 - -Eni = Lda = Ldb = 1: The input data will be loaded in registers A and B when the registers are clocked.



125



Summary

- Review of important logic design topics:
 - Combinational logic
 - Sequential logic
 - Sequential circuit timing
 - $\, Synchronous \, design$
- For more details on any of the topics discussed in the chapter, refer to a standard logic design textbook.

J.J. Shann 1-126