## Digital System Design


Exam #1

Nov. 2019

不可看書及任何參考資料,請望建設計或演算過程,並依題號順序寫入答冊;否則高題號答案出現後,之後的低題 就答案將不予計分,題目要求畫電路方塊圖或狀態圖時,請務必繪製清晰。題號前標「\*』者,請直接在考卷上作答。 總分 114。


(This is a close-book examination. Please describe your answers as detailed as possible, and draw the block diagram or state diagram clearly when it is required. Write your answers into the answer sheets in the order of the question number. No score will be given to the answer of a lower number question if it is written behind that of a higher number question. Write the answer of a question marked with "\*" on the examination paper, and hand in the examination paper together with the answer sheets. Total score: 114)


\*(8%) For the following function, find the minimum sum of products using 4-variable maps with map-entered variables. In the following function,  $m_i$  represents a minterm of variables A, B, C, and D.  $Z(A, B, C, D, E, F, G) = \sum m(1, 4, 7, 9) + \sum d(5, 6, 8) + E(m_{15}) + F(m_{11} + m_{13}) + G(m_3)$ 



7-A'B+B'C'D+BCDE+C'DF+
AB'DF+A'DG

- 2. \*(10%) For the circuit given below,
  - (a) (8%) Derive the sum-of-products expression of F, show the AND terms in the following Karnaugh map, and find all of the static 1-hazards in the circuit. State the condition under which each hazard can occur.





(9) ((+&)(c'+&') + b'c' = a'(+a'd+cd'+dd'+b'c') her d=0.C=1.b=0, a=lov0, and c from 1 to 0 sutpet will have static 1 hozard (b) add a'b') make F= a'(+a'd+cd'+b'c'+a'b')

(11%) Consider the following circuit where the combinational circuit is represented by COMB and clock skew is represented by tskew-

h~11 Comb3 | D3 Q3 - Z Comb2 D2 Q2 Combl +D1 > CK Isken 11-70 Clock

Given the following parameters:

FF setup time = 10 ns, FF hold time = 2 ns, FF propagation delay = 12 to 20 ns  $Tcomb1 = 1 \text{ ns to } 4 \text{ ns}, \quad Tcomb2 = 5 \text{ ns to } 7 \text{ ns}, \quad Tcomb3 = 6 \text{ ns to } 11 \text{ ns}$ 

- (a) (9%) Assume that  $t_{skew} = 0$ .
  - i. Indicate all the possible paths in the circuit, calculate the delay for each of the paths, and determine the minimum clock period at which this circuit can be safely clocked.
  - ii. Compute the latest time  $(t_x)$  before and earliest time  $(t_y)$  after the rising clock edge that input Xis allowed to change and still have proper synchronous operation.
- (b) (2%) Assume that  $t_{skew} = 3$  ns. Determine the minimum clock period at which this circuit can be safely clocked.
- (22%) Examine the following Verilog code of a synchronous sequential circuit.

```
1 module P6 (X, CLK, Z1, Z2);
   2 input X, CLK;
   3 output Z1, Z2;
  4 reg Z1, Z2;
  5 reg [1:0] State;
  6 always @(State, X)
    begin
      case(State)
  8
        0: begin
 9
             if (X = 1'b0) begin
10
              Z1 = 1'b0;
11
              Z2 = 1'b1;
12
            end
13
            else begin
14
              Z1 = 1'b1;
15
              Z2 = 1'b0;
16
            end
17
          end
18
```

```
19
       1: begin
            if (X = 1b1) begin
             Z1 = 1'b0;
21
             Z2 = 1'b1;
22
23
            end
24
          end
25
       2: begin
            if (X = 1'b0) begin
26
27
              Z1 = 1'b1;
28
            end
            else begin
29
              Z2 = 1'b1;
30
            end
31
           end
32
     endcase
33
34 end
```

```
35 always @(posedge CLK)
36 begin
    case (State)
37
      0: begin
38
           if (X = 1'b0)
39
             State <= 1;
40
41
              State <= 2;
42
      Of end
43
 44
       1: begin
             if(X = 1'b1)
 45
              State <= 2;
 46
                             2/56 01
 47
 48
            State <= 0;
 49
  50
       endcase
  51 end
  52 endmodule
```

- (a) (2%) Draw a block diagram of the sequential circuit implemented by this code using D flip-flops and a combinational block.
- (b) (8%) Draw the state table that is implemented by this Verilog module. Use "?" to represent an uncertain state or output value.
- (4%) Rewrite the code for the outputs of the circuit by concurrent assignment statements.
- (8%) For the Verilog code given above,
  - Explain why latches would be created when the code is synthesized. What signal would appear at the latch output?
  - Make the necessary changes in the case statement to eliminate the latches. Explain where to make changes or insert statements by indicating the line numbers in the code.
  - Make the necessary changes outside the case statement to eliminate the latches. Explain where to make changes or insert statements by indicating the line numbers in the code. 2

5. (6%) Given the template of a Verilog code, draw the hardware obtained if each statement sequence is synthesized:

Z4 = Z3;

(a) Z4 = Z3; Z3 = Z2;Z2 = Z1;

Z1 = X;

- (b) Z1 = X; Z2 = Z1;Z3 = Z2;
- (c) Z1 <= X; Z2 <= Z1; Z3 <= Z2; Z4 <= Z3:
- module P4 (Z1, Z2, Z3, Z4, X, CLK); input X, CLK; output Z1, Z2, Z3, Z4; reg Z1, Z2, Z3, Z4; always @(posedge CLK) begin

endmodule

- 6. (9%) Implement the following state table using a ROM and D flip-flops. Use a straight binary state assignment:  $S_0 = 00$ ,  $S_1 = 01$ ,  $S_2 = 10$ ,  $S_3 = 11$  (Q<sub>1</sub>Q<sub>0</sub>)
  - (a) (3%) Show the block diagram of the circuit including the ROM and flip-flops, and indicate the size of the ROM as the number of words  $\times$  the number of bits per word.
  - (b) (6%) Show the ROM truth table. Truth table column headings should be in the order  $Q_1$   $Q_0$  X  $D_1$   $D_0$  Z.

Present State	Next State X = 0 1	Output $(Z)$ X = 0   1
S	S <sub>0</sub> S <sub>1</sub>	0 1
S	S <sub>2</sub> S <sub>1</sub>	1 0
S <sub>2</sub>	S <sub>1</sub> S <sub>3</sub>	1 1
S	S <sub>3</sub> S <sub>2</sub>	0 1


\*(8%) Find a minimum-row PLA to implement the following three functions:


$$f_1(A, B, C, D) = \sum m(0, 2, 6, 7, 8, 9, 12, 13, 14)$$


$$f_2(A, B, C, D) = \Sigma m(1, 3, 7, 12, 13)$$


$$f_3(A, B, C, D) = \Sigma m(0, 1, 2, 3, 7, 8, 9)$$

Use Karnaugh maps to find common terms. Give the logic equations with common terms underlined, list the distinct terms, and specify the size of the PLA as the number of inputs × the number of distinct product terms × the number of outputs.











5,20: 4 x 6 x 3 V

A	B	C	F			
0	0	0	0	10	C — I <sub>0</sub>	44-1
0	0	1				4-to-1 MUX
0	1	0	-		(' - I,	21 20
0	1	1			_ / _	S <sub>1</sub> S <sub>0</sub>
1	0	0	0		1	AR
1	0	1	O			00
1	1	0	1	101		
1	1	1	U			


9. (10%) Show that whether the following state graph is a completely specified state graph or not according to the two constraints on the input labels for every state. If not, make the necessary modifications to the graph to make it completely specified and demonstrate that your answer is correct.



10. \*(6%) Given the debouncing and synchronizing circuit, complete the following timing waveform and explain the reason why two flip-flops are required in this circuit.



\*(16%) Give the block diagram of the faster 2's complement multiplier described in Section 4-10 of the textbook for reference. Extend the circuit to multiply two 8-bit signed binary integers and generate a 16-bit product. Assume that the control unit of the circuit consists of a main control and a 3-bit counter.



(4%) Describe the procedure of the faster multiplication for signed numbers. (a) 1. Control Unit 傳達 Ld=1, load nultiplier into B and clear 1.若多了了為1,指入加上被乗数。 (3)相BC1:17在至18C6:07,ACOT存到BC7),ACT:17在 4. 酸2、1, 直到 Counter 数到了 5. 岩BCの為1,則Afo上被集数的25 complement

6.教育了一 (6%) Draw a state graph for the Main control. When a multiplication is completed, return to the start, state. Use as least states as possible.

- 1 Done

(2%) How many additions and subtractions are required to complete the following multiplication? (c)

i. 10010110 × 01101111

B sh streetions, pos multiplier

b additions. — with 6 ones

(4%) Repeat (c) if Booth's algorithm is applied for the multiplication (d)

i. 10010110 × 011011110

2 additions why

ii. 01111010 × 110101010

\$ substructions,