國立陽明交通大學考試試卷

Exam Paper of National Yang Ming Chiao Tung University

課程名稱 Course Name	Pigital system	design
姓 名 Name	陳子行	
學 號 Student ID	0819823	116.72
班 別 Department	直川	61700
日 期 Date	1/3	

		- +
	題號 NO	分數 Score
	1	8
	2	12
	3	9
EXTENDED THE STATE SAME OF THE STATE STATE OF THE STATE O	4	4.5
	5	0,5
est	6	6
里名稱 Discourse designs	7	4 4
名稱 Digital system design	8	6
ame 名 陳子子	9	0
Exemple of the second s	10	0
號 0819823	11	4
别 百川	12	
	13	
期	14	
	15	2 612)
考試作弊者將受記大過以上處分 'you cheat in exam, you will be punished.	總 分 Total	64

(a) i.
$$X \rightarrow FF1 : 9+8 = 17 \text{ ns}$$

 $FF1 \rightarrow FF2 : 20+4+8 = 32 \text{ ns}$
 $FF2 \rightarrow FF-1 : 20+9+8 = 37 \text{ ns}$
 $FF2 \rightarrow Z : 20+8 = 28 \text{ ns}$
 $t_{clk min} = 37 \text{ ns}$
ii. $t_X \ge t_{cx_1 max} + t_{su_1} = 9+8 = 17 \text{ ns}$
 $t_Y + t_{cx_1 min} \ge t_A \Rightarrow t_{Y} \ge 3 - 1 = 2 \text{ ns}$

(b) takmin = 37 ns, 因為tshen可該 FFI>FF2 這條 puth Y 的delay time 減少,對FF2>FFI沒有男經

4.

(a) D

A 2605 2505 2005B

C: $0 \Rightarrow 1 \otimes 25 \cap 5$ C: $0 \Rightarrow 1 \otimes 25 \cap 5$ C

B: $0 \Rightarrow 1 \otimes 25 \cap 5$ C

C

D

C

R

B

C

C

R

B

C

C

R

B

C

C

R

B

C

C

R

B

C

C

R

B

C

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C

R

C


R


C

```
5.
 module P4 (X, (LK, 8);
 input X, CLK;
 output Z; reg Z;
 reg State [1:0]; reg Nexistate [1:0]; velne not write Jam.
 State = 0;
                        ( (0:1) albert +x4/4 (W. computore
 Next State = 0;
                                      Nov State | begin
  end
  alway (X or State) begin
                              (0 = 0+0) rest (0=x) 7;
    (ase (State)
       O: begin
          if (X == 0) begin Next State X=0; end
          else begin Next State (=1; end
                    else wext fratt : bi at + + + + + + Li Li
       1 : begin
        if (x==0) begin Next State <=2; end
         else begin Next Stute (= 1; end (1) spheson) stanta
       end
      2: hegin (1) state ((xr) & E to 3 state) = F apiero
         if (X == 0) begin Next State (= 0; and
                                                   glubandag
       else begin Next State (= 1; end
 end end case
  always (X or State) Z <= (State [0] & (~X)) 11 State [1];
  always (posedge CLK) State <= Next State;
  end module
```

```
Next State
 Current
                0 = State [o] X'+ State [1]
  STATE
(6)
module P4 (x,clk, 2);
in put X, ClK;
Output Z;
reg State [1:0]; reg Next State [1:0];
always (Xor Stute) begin
 (use (Stute)
      0: if (X=0) Next State = 0;
         else Next State = 1;
      1 = if (X==0) Next State = 2;
         else Next State = 1;
      Z: if (x==0) Next State = 0;
        else Next Stute = 1;
   endcase
always (posedge CLK) State (= Next State;
assign Z = (State [o] && (nx)) 11 State [1];
endmodule
```

Secretary to state (11) to the party of





9.
$$I_1 = A'$$
 $I_1 + I_2 + 4 + I_3 \neq 0$
 $I_2 = AC$
 $I_3 = B$
 $I_4 = C'$
 $I_5 = B'$
 $I_1 = B'$
 $I_2 = B'$

I8 = C'

11.

(9)

1. # St = 1 R! Load multiplier into B A clear A

7. If B[o] = D A.B Sht
else out = A + Muliphicand

3. repent 2

4. if B[o] = O + Complement A expen?

151

(c) 6 med add

0 < uh 1

1)= "=

3/3= 1

| 2 日本子子 | 1 日本子子 | 1 日本 | 1


Digital System Design

Exam #1


Nov. 2021

- 不可看書及任何參考資料。請詳述設計或演算過程,並依題號順序寫入答冊;否則高題號答案出現後,之後的低題號答案將不予計分。題目要求畫電路方塊圖或狀態圖時,請務必繪製清晰。題號前標『*』者,請直接在考卷上作答。總分 107。(This is a close-book examination. Please describe your answers as detailed as possible, and draw the block diagram or state diagram clearly when it is required. Write your answers into the answer sheets in the order of the question number. No score will be given to the answer of a lower number question if it is written behind that of a higher number question. Write the answer of a question marked with "*" on the examination paper, and hand in the examination paper together with the answer sheets. Total score: 107)
- 1. *(8%) For the following function, find the minimum sum-of-products (SoP) form using 4-variable maps with map-entered variables. Determine MS₀, MS_E, MS_F, MS_G, and the minimum SoP form of the function Z. Circle each AND term derived on K-map. In the following function, m_i represents a minterm of variables A, B, C, and D.


 $Z(A, B, C, D, E, F, G) = \Sigma m(3, 11, 13, 14) + \Sigma d(2, 12, 15) + E(m_4) + F(m_1 + m_7) + G(m_9)$



- 2. *(12%) For the circuit given below,
 - (a) Derive the sum-of-products expression of F, show the AND terms in the following Karnaugh map, and find all of the static 1-hazards in the circuit. State the condition under which each hazard can occur.



- (b) Derive the product-of-sums expression of F, show the OR terms in the following Karnaugh map, and find all of the static 0-hazards in the circuit. State the condition under which each hazard can occur.
- (c) Redesign a hazard-free sum-of-products circuit according to (a). Indicate which changes are necessary to eliminate the hazards, and derive the revised sum-of-products equation of F.




(a)
$$F = bd' + (c+d)(a'+d')$$

$$= bd' + a'c + a'd + cd'$$
If $a = 0$ $b = 1$ $c = 0$, there is a static
$$1 - hazard when d = 0 \text{ to } 1$$

$$1 - b = (b + c + d)(a'+d')$$
If $a = 1, b = 0, c = 0$, there is a static
$$0 - hazard when d = 1 = 100$$

$$(c) F = bd' + a'c + a'd + cd' + a'bc'$$

(12%) Consider the following circuit where the combinational circuit is represented by COMB and clock skew is represented by t_{skew}.




Given the following parameters:

FF setup time = 8 ns, FF hold time = 3 ns, FF propagation delay = 10 to 20 nsTcomb1 = 1 ns to 9 ns, Tcomb2 = 2 ns to 4 s, Tcomb3 = 6 ns to 8 ns

(a) Assume that $t_{skew} = 0$.

Assume that
$$t_{skew} = 0$$
. $t_{x} \ge t_{(x max} + t_{5n}$ $t_{y} + t_{(x min)} \ge t_{6}$ i. Indicate all the possible paths in the circuit, calculate the delay for each of the paths, and

- determine the minimum clock period at which this circuit can be safely clocked.
- ii. Compute the latest time (t_x) before and earliest time (t_y) after the rising clock edge that input X is allowed to change and still have proper synchronous operation.
- (b) Assume that $t_{skew} = 5$ ns. Determine the minimum clock period at which this circuit can be safely clocked and explain why. They
- (6%) In the following Verilog code, A, B, C, and D are 0 at time 10ns. If D changes to 1) at 20ns, specify the (simulation) times at which A, B, and C will change and the values they will take.
- always @(D) begin $#5 A \le 1;$ $B \le A + 1$; #10 C <= B;
- always @(D) (b) begin A <= #5 1; $B \le A + 1$: C <= #10 B; end
- (16%) Given the state diagram of a Mealy-type synchronous sequential circuit with one input (X) and one outputs (Z). Write the Verilog code for this circuit according to the state diagram, and do follow the guidelines of writing synthesizable code.
 - (a) The Verilog module has two always blocks,
 - one for the combinational part of the circuit and another for the state register.
 - (b) The Verilog module has a single always block and use continuous assignment statement "assign" to generate the output Z.
- module P4 (X, CLK, Z); input X, CLK; output Z; endmodule



- (7%) Implement the following state table using a ROM and D flip-flops. Use a straight binary state assignment, i.e., $S_0 = 00$, $S_1 = 01$, $S_2 = 11$ (Q₁Q₀).
 - (a) (4%) Show the ROM truth table. Truth table column headings should be in the order $Q_1 Q_0 X D_1 D_0 Z$.
 - (b) (3%) Draw the block diagram of the circuit including the ROM and flip-flops, and indicate the size of the ROM as the number of words × the number of bits per word. Make the ROM as small as possible without using any external gate.

Present State	Next State X = 0 1	Output (Z) X = 0 1
S_0	S ₀ S ₁	0 0
S	S ₂ S ₁	0 1
S_2	$S_2 S_0$	1 0

Q_1 Q_0	X	D_1	D_0	2
0 0	0		103	
0 0	0			_




*(11%) Find a minimum-row PLA to implement the following three functions:

$$F(A, B, C, D) = \sum m(0, 1, 3, 6, 9, 13, 14),$$

$$G(A, B, C, D) = \sum m(0, 2, 6, 8, 10, 12, 14)$$


$$H(A, B, C, D) = \sum m(0, 2, 8, 9, 10, 12, 13)$$

(a) (6%) Use Karnaugh maps to find common terms. Derive the logic equations with common terms underlined and circle each AND term derived on K-map.




$$F = A'B'C' + A'B'D$$

$$+ BCD' + AC'D$$



$$G = AB'D' + BCD'$$

$$+ BCD' + AC'D'$$



$$H = \underline{A'B'D'} + \underline{B'CD}$$

$$+ \underline{AC'D'} + \underline{AC'D}$$

(b) (5%) List the distinct terms, specify the size of the PLA as the number of inputs × the number of distinct product terms × the number of outputs, and derive the PLA table.

	Product Term	Inputs			Outputs			
	(e.g., AB'C)	A	\boldsymbol{B}	C	D	f_1	f_2	f_3
1	A'B'C'	0	0	0		J	/	
2	A'B'D	0	0		1	1/		
3	BC17'		1	1	0	1		l.
4	AC'P	1		0	1/	1		1
5	A'B'D'	0	0		0		1	1
6	B'C P'		0	1	0		1	1
j	AC'D'	1 (0	0		1	1

size of PLA?


8. *(6%) Implement the following function using an FPGA with programmable logic blocks consisting of 4-to-1 multiplexers:

$$F = AB' + A'B'C' + ABC$$


Show the truth table for deriving the inputs of the MUX and draw the block diagram of the function. Assume inputs and their complements are available.

A	В	C	F				
0	0	0	1	c'			
0	0	1	0		c'—	Io	
0	1	0	0		0 —	I_1 I_2	4-to- MUX
0	1	1	0	D	\dot{c} –	I_3	21 20
1	0	0	1				$S_1 S_0$
1	0	1	/	/			1 1
1/	1	0	0				AB
1	1	1	1	0			


(10%) Show that the following state graph is a completely specified or an incompletely specified proper state graph or neither according to the two constraints on the input labels for every state. If it is incompletely specified, what conditions should be followed to make it a proper state $J_1 J_2 = 0$ $J_1 + \dots + J_h \neq 0$ $J_2 J_3 = 0$ graph?



- 10. *(6%) Given the single pulser with synchronizing circuit, complete the following timing waveform and explain the reason why two flip-flops are required for the synchronizing circuit.



11. (13%) Give the block diagram of the faster 2's complement multiplier described in Section 4-10 of the textbook for reference. Extend the circuit to multiply two 16-bit signed binary integers and generate a 32-bit product. Assume that the control unit of the circuit consists of a main control and a 4-bit counter.



- (5%) Describe the procedure of the faster multiplication for signed numbers. What exception (a) cases should be detected for this multiplier? Old O < if \$[0] = D A B 5ht B CO = 1 ONL = A+MC
- (6%) Draw a state graph for the Main control of the 16×16 multiplier including the detection of (b) exception. When a multiplication is completed, return to the start state. When an exception occurs, output signal Exception should be set to 1. Use as least states as possible.
- (2%) How many additions and subtractions are required to complete the following multiplication by using a similar 8×8 multiplier? Why?
 - i. 10110100×01011111
- ii. 01111010×10110101